

IDENTIFICATION

PRODUCT CODE: MAINDEC-11-DZDMF-B-D
PRODUCT NAME: BITSTUFF MODE LINE UNIT TESTS
DATE: MAY 1977
MAINTAINER: DIAGNOSTICS
AUTHOR: FAY BASHAW

The information in this document is subject to change without notice and should not be construed as a commitment by Digital Equipment Corporation. Digital Equipment Corporation assumes no responsibility for any errors that may appear in this document.

The software described in this document is furnished under a license and may only be used or copied in accordance with the terms of such license.

Digital Equipment Corporation assumes no responsibility for the use or reliability of its software on equipment that is not supplied by Digital.

Copyright (C) 1976, 1977 by Digital Equipment Corporation

1. ABSTRACT

The function of the DMC11 diagnostics is to verify that the option operates according to specifications. The diagnostics verify that there are no malfunctions and the all operations of the DMC11 are correct in its environment.

Parameters must be set up to alert the diagnostics to the DMC11 configuration. These parameters are contained in the STATUS TABLE and are generated in two ways: 1) Manual Input - the operator answers questions. 2) Autosizing - the program determines the parameters automatically.

DZDMF tests the DMC-11 Line Unit (M8201 or M8202). It performs write/read tests on the DMC Line Unit registers. It checks for proper transmitter, receiver, and BCC operation in BITSTUFF mode. The modem signals are also checked. DZDMF requires a DMC Micro-Processor (M8200 or M8204) to run. For best diagnosis a turn-around connector should be installed, however the diagnostic will run without it (some tests are skipped).

Currently there are five off line diagnostics that are to be run in sequence to insure that if an error should occur it will be detected at an early stage.

NOTE: Additional diagnostics may be added in the future.

The five diagnostics are:

1. DZDMC [REV] Basic W/R and Micro-processor tests
2. DZDME [REV] DDCMP Line unit tests
3. DZDMF [REV] BITSTUFF Line unit tests
4. DZDMG [REV] Jump and Crom tests
5. DZDMH [REV] Free-running tests (Heat test tape)

2. REQUIREMENTS

2.1 EQUIPMENT

Any PDP11 family CPU (except an LSI-11) with minimum 8K memory
 ASR 33 (or equivalent)
 DMC11-AR with DMC11-DA or DMC11-FA or
 DMC11-AL with DMC11-MA or DMC11-MD

2.2 STORAGE

Program will use all 8K of memory except where ABL and BOOTSTRAP LOADER reside. Locations 1500 thru 1640; contain the "STATUS TABLE" information which is generated at start of diagnostics by manual input (questions) or automatically (auto-sizing). This area is an overlay area and should not be altered by the operator.

3. LOADING PROCEEDURE

3.1 METHOD

All programs are in absolute format and are loaded using the ABSOLUTE LOADER. NOTE: if the diagnostics are on a media such as DISK ,MAGTAPE,DECTAPE, or CASSETTE; follow instructions for the monitor which has been provided on that specific media.

ABSOLUTE LOADER starting address *500

MEMORY * SIZE

4k	17
8k	37
12k	57
16k	77
20k	117
24k	137
28k	157

- 3.1.1 Place address of ABS loader into switch register.
(also place 'HALT' SW up)
- 3.1.2 Depress 'LOAD ADDRESS' key on console and release.
- 3.1.3 Depress 'START KEY' on console and release (program should now be loading into CPU)

4. STARTING PROCEEDUPE

- a. Set switch register to 000200
- b. Depress 'LOAD ADDRESS' key and release
- c. Set SWR to zero for 'AUTO SIZING' or SWP bit0=1 for manual input (questions) or SWR bit7=1 to use existing parameters set up by a previous start or a previously run DMC11 diagnostic.
- d. Depress 'START KEY' and release. The program will type Maindec Name and program name (if this was the first start up of the program) and also the following:

MAP OF DMC11 STATUS

```

-----
PC      CSR      STAT1  STAT2  STAT3
---      ---      -----  -----  -----
001500 160010 145310 177777 000000
001510 160020 145320 177777 000000

```

The program will type 'R' and proceed to run the diagnostic. The above is only an example. This would indicate the status table starting at add. 1500 in the program. In this example the table contains the information and status of two DMC11'S. THE STATUS TABLE MUST BE VERIFIED BY THE USER IF AUTO SIZING IS DONE. For information of status table see section 8.4 for help.

If the diagnostic was started with SW00=1 indicating manual parameter input then the following shows an example of the questions asked and some example answers:

HOW MANY DMC11'S TO BE TESTED?1

```

01
CSR ADDRESS?160010
VECTOR ADDRESS?310
BR PRIORITY LEVEL? (4,5,6,7)?5
DOES MICRO-PROCESSOR HAVE CRAM? (Y OR N)N
WHICH LINE UNIT? IF NONE TYPE "N", IF M8201 TYPE "1", IF
M8202 TYPE "2"?1
IS THE LOOP BACK CONNECTOR ON?Y
SWITCH PAC#1 (DDCMP LINE#)?377
SWITCH PAC#2 (BM873 BOOT ADD)?377

```

Following the questions the status map is printed out as described above, the information in the map reflects the answers to the questions. If the diagnostic was started with SW00=0 and SW07=0 (AUTO-SIZING) then no questions are asked and only the status-map is printed out. If AUTO-SIZING is used the status information must be verified to be correct (match the hardware). if it does not match the hardware the diagnostic must be restarted with SW00=1 and the questions answered.

4.1 CONTROL SWITCH SETTINGS

SW 15 Set: Halt on error
SW 14 Set: Loop on current test
SW 13 Set: Inhibit error print out
SW 12 Set: Inhibit type out/abell on error.
SW 11 Set: Inhibit iterations. (quick pass)
SW 10 Set: Escape to next test on error
SW 09 Set: Loop with current data
SW 08 Set: Catch error and loop on it
SW 07 Set: Use previous status table.
SW 06 Set: Halt in ROMCLK routine before clocking
micro-processor
SW 05 Set: Reserved
SW 04 Set: Reserved
SW 03 Set: Reselect DMC11's desired active
SW 02 Set: Lock on selected test
SW 01 Set: Restart program at selected test
SW 00 Set: Build new status table from questions. (If SW07=0
and SW00=0 a new status table is built by
auto-sizing)

Switch 06 and 08-15 are dynamic and can be changed as needed while the diagnostic is running. Switches 00-03 and switch 07 are static, and are used only on starting or restarting the diagnostic.

4.1.2 SWITCH REGISTER OPTIONS (at start up)

- SW 01 RESTART PROGRAM AT SELECTED TEST. It is strongly suggested that at least one pass has been made before trying to select a test, the reason being is that the program has to clear areas and set up parameters. When this switch is used the diagnostic will ask TEST NO.? Answer by typing the number of the test desired and carriage return to begin execution at the selected test.
- SW 02 LOCK ON SELECTED TEST. This switch when used with SW01 will cause the program to constantly loop on the selected test. Hitting any key on the console will let it advance to the next test and loop until a key is hit again. If SW02=0 when SW01 is used. The program will begin at the selected test and continue normal operations.
- SW 03 RESELECT DMC11'S DESIRED ACTIVE. Please note that a message is typed out for setting the switch register equal to DMC11's active. this means if the system has four DMC11s; bits 00,01,02,03 will be set in loc 'DMACTV' from the switch register. Using this switch(SW00) alters that location;therefore if four DMC11s are in the system ***DO NOT*** set switches greater than SW 03 in the up position. this would be a fatal error. do not select more active DMC11s than there is information on in the status table.

METHOD: A: Load address 200
B: Start with SW 00=1
C: Program will type message
D: Set a switch for each DMC desired active.
EXAMPLE: If you have 4 DMC's but only want to run the first and the last set SWR bits 0 and 3 = 1. PRESS CONTINUE
E: Number (IF VALID) will be in data lights (excluding 11/05)
F: Set with any other switch settings desired. PRESS CONTINUE.

4.1.3 DYNAMIC SWITCHES

ERROR SWITCHES

1. SW 12 Delete print out/bell on error.
2. SW 13 Delete error printout.
3. SW 15 Halt on the error.
4. SW 08 Goto beginning of the test(on error).
5. SW 10 Goto next test(on error).

SCOPE SWITCHES

1. SW06 Halt in ROMCLK routine before clocking micro-processor instruction. This allows the operator to scope a micro-processor instruction in the static state before it is clocked. Hit continue to resume running.
2. SW09 (if enabled by 'SCOPI') on an error; If an '*' is printed in front of the test no. (ex. *TEST NO. 10) SW09 is incorporated in that test and therefore SW09 is usually the best switch for the scope loop (SW14=0, SW10=0, SW09=1, SW08=0). If SW09 is not enableed; and there is a HARD error (constant); SW08 is best. (SW14=1,0, SW10=0, SW09=0, SW08=1). for intermitent errors; SW14=1 will loop on test regardless of error or not error. (SW14=1, SW10=0, SW09=0, SW08=1,0)
3. SW11 Inhibit iterations.
4. SW14 Loop on current test.

4.2 STARTING ADDRESS

Starting address is at 000200 there are no other starting addresses for the DMC11 diagnostics. (See Section 4.0)

NOTE: If address 000042 is non-zero the program assumes it is under ACT11 or XXDP control and will act accordingly after all available DMC11's are tested the program will return to 'XXDP' or 'ACT-11'.

5. OPERATING PROCEDURE

When program is initially started messages as described in section 4.0 will be printed, and program will begin running the diagnostic

5.2 PROGRAM AND/OR OPERATOR ACTION

The typical approach should be

1. Halt on error (via SW 15=1) when ever an error occurs.
2. Clear SW 15.
3. Set SW 14: (loop on this test)
4. Set SW 13: (inhibit error print out)

The TEST NUMBER and PC will be typed out and possibly an error message (this depends on the test) to give the operator an idea as to the source of the problem. If it is necessary to know more information concerning the error report; LOOK IN THE LISTING for that TEST NUMBER which was typed out and then NOTE THE PC OF THE ERROR REPORT this way the EXACT FUNCTION of the test CAN BE DETERMINED.

6. ERRORS

As described previously there will always be a TEST NUMBER and PC typed out at the time of an error (providing SW 13=0 and SW 12=0). in most cases additional information will be supplied in the the error message to give the operator an indication of the error.

6.2 ERROR RECOVERY

If for some reason the DMC11 should 'HANG THE BUS' (gain control of bus so that console manual functions are inhibited) an init or power down/up is necessary for operator to regain control of cpu. If this should happen; look in location 'TSTNO' (address 1226)for the number of the test that was running at the time of the catastrophic error. In this way the operator will have an idea as to what the DMC11 was doing at the time of the error.

7. RESTRICTIONS

7.1 STARTING RESTRICTIONS

See section 4. (PLEASE)
Status table should be verified regardless of how program was started. Also it is important to use this listing along with the information printed on the TTY to completly isolate problems.

7.2 OPERATING RESTRICTIONS

The first time a DMC11 diagnostic is loaded into core and run the STATUS TABLE must be set up. This is done by manual input (SW00=1) or by autosizing (SW00=0 and SW07=0). Thereafter however the status table need not be setup by subsequent restarts or even loading the next DMC diagnostic because the STATUS TABLE is overlayed. The current parameters in the STATUS TABLE are used when SW07=1 on start up.

7.3 HARDWARE CONFIGURATION RESTRICTIONS

DMC11(M8200)- Jumper W1 must be in, and switch 7 of E76 must be in the OFF position.

KMC(M8204)- Jumper W1 must be in.

LINE UNIT(M8201)- Jumpers W1, W2, and W4 must be IN. Jumpers W3, and W5 must be OUT. SW8 of E26 must be in the ON position.

LINE UNIT (M8202)- Jumper W1 must be in. SW8 of E26 must be in the OFF position.

8. MISCELLANEOUS

8.1 EXECUTION TIME

All DMC11 device diagnostics will give an 'END PASS' message (providing no errors and SW12=0) within 4 mins. This is assuming SW11=1 (DELETE ITERATIONS) is set to give the fastest possible execution. The actual execution time depends greatly on the PDP11 CPU configuration and the amount of memory in the system.

8.2 PASS COMPLETE

NOTE: EVERY time the program is started, the tests will run as if SW11 (delete iterations) was up (=1). This is to 'VERIFY NO HARD ERRORS' as soon as possible. Therefore the first pass -EACH TIME PROGRAM IS STARTED- will be a 'QUICK PASS' until all DMC11's in system are tested. When the diagnostic has completed a pass the following is an example of the print out to be expected.

```
END PASS DZDMC CSR: 175000 VEC: 0300 PASSES: 000001
```

```
ERRORS: 000000
```

NOTE: The pass count and error counts are cumulative for each DMC11 that is running, and are set to zero only when the diagnostic is started. Therefore after an overnight run for example, the total passes and errors for each DMC11 since the diagnostic was started are reflected in PASSES: and ERRORS:.

8.4 KEY LOCATIONS

RETURN (1214) Contains the address where program will return when iteration count is reached or if loop on test is asserted.

NEXT (1216) Contains the address of the next test to be performed.

TSTNO (1226) Contains the number of the test now being performed.

RUN (1316) The bit in 'RUN' always points to the DMC11 currently being tested. EXAMPLE: (RUN) 1302/0000000001000000 Means that DMC11 no.06 is the DMC11 now running.

DMCR00-DMCR17
DMST00-DMST17
(1500)-(1640)

These locations contain the information needed to test up to 16 (decimal) DMC11s sequentially, they contain the CSR, VECTOR and STATUS concerning the configuration of each DMC11.

DMACTV (1306) Each bit set in this location indicates that the associated DMC11 will be tested in turn. EXAMPLE: (DMACTV) 1276/0000000000011111 means that DMC11 no. 00,01,02,03,04 will be tested. EXAMPLE: (DMACTV) 1276/0000000000010001 Means that DMC11 no. 00,04 will be tested.

DMCSR (1402) Contains the CSR of the current DMC11 under test.

8.4A 'STATUS TABLE' (1500-1640)

The table is filled by AUTO SIZING or by the manual parameter input (questions) as described previously. Also if desired by user; the locations may be altered by hand (toggled in) to suit the specific configuration.

The example status map shown below contains information for two DMC11'S, the table can contain up to 16 DMC11'S. Following the map is a description of the bits for each map entry

MAP OF DMC11 STATUS

```

-----
PC      CSR      STAT1    STAT2    STAT3
---      ---      -----
001500  160010  145310  177777  000000
001510  160020  016320  000000  000000

```

Each map entry contains 4 words which contain the status information for 1 DMC11. The PC shows where in core memory the first of the 4 words is. In the example above the first DMC'S status is in locations, 1500, 1502, 1504, and 1506. The second DMC status is located at 1510, 1512, 1514, and 1516. The information contained in each 4 word entry is defined as follows:

CSR: Contains DMC11 CSR address

STAT1: BITS 00-08 IS DMC11 VECTOR ADDRESS
BIT15=1 MICRO-PROCESSOR HAS CROM
BIT15=0 MICRO-PROCESSOR HAS CROM
BIT14=1 TURNAROUND CONNECTOR IS ON
BIT14=0 NO TURNAROUND CONNECTOR
BIT13=0 LINE UNIT IS AN M8201
BIT13=1 LINE UNIT IS AN M8202
BIT12=1 NO LINE UNIT
BITS 09-11 IS DMC11 BR PRIORITY LEVEL

STAT2: LOW BYTE IS SWITCH PAC#1 (DDCMP LINE NUMBER)
HIGH BYTE IS SWITCH PAC#2 (BM873 BOOT ADD)

STAT3: BIT0=1 RUN FREE RUNNING TESTS ON KMC11
BIT1=0 DMC11-AR (LOW SPEED)
BIT1=1 DMC11-AL (HIGH SPEED)

8.5 METHOD OF AUTO SIZING

8.5.1 FINDING THE CONTROL STATUS REGISTER.

The auto-sizing routine finds a DMC11 as follows: It starts at address 160000 and tests all address in increments of 10 up to and including address 167760. If the address does not time out, the following is done, the first CROM address is written to a 125252 then it is read back. If it contains a -1 or 125252 or 626 or a 16520 a DMC11 has been found, if not, the address is updated by 10 and the search continues. A -1 indicates a DMC11 with no CROM or CRAM, a 125252 indicates a KMC11 with CRAM, a 626 indicates a DMC11-AL and a 16520 indicates DMC11-AR. Further tests are performed at this point to determine which line unit, if any, is installed, if a loop-back connector is installed and various switch settings on the line unit. THIS IS WHY THE STATUS TABLE MUST BE VERIFIED BY THE USER AND IF ANY OF THE INFORMATION DOES NOT AGREE WITH THE HARDWARE THE DIAGNOSTIC MUST BE RESTARTED AND THE QUESTIONS MUST BE ANSWERED. All DMC11's in the system will be found by the auto-sizer. If it does not find a DMC11 the diagnostic must be restarted and the questions answered.

8.5.2 FINDING THE VECTOR AND BR LEVEL

The vector area (address 300-776) is filled with the instruction IOT and '+2' (next address). The processor status is started at 7 and the DMC is programmed to interrupt. The PS is lowered by 1 until the DMC interrupts, a delay is made and if no interrupt occurs at PS level 3 (because of a bad DMC11) the program assumes vector address 300 at BR level 5 and the problem should be fixed in the diagnostic. Once the problem is fixed, the program should be re-setup again to get correct vector. If an interrupt occurred, the address to which the DMC11 interrupted to is picked up and reported as the vector. NOTE: if the vector reported is not the vector set up by you, there is a problem and AUTO SIZING should not be done.

8.6 SOFTWARE SWITCH REGISTER

If the diagnostic is run on an 11/04 or other CPU without a switch register then a software switch register is used to allow user the same switch options as described previously. If the hardware switch register does not exist or if one does and it contains all ones (177777) this software switch register is used.

Control:

To obtain control at any allowable time during execution of the diagnostic the operator types a CTRL G on the console terminal keyboard. As soon as the CTRL G is recognized, by the diagnostic, the following message will be displayed:

SWR=XXXXXX NEW?

Where XXXXXX is the current contents of the software switch register in octal. The software control routine will then await operator action. At which time the operator is required to type one or more of the legal characters: 1) 0 - 7, 2) line feed(<LF>), 3) carriage return(<CR>), or 4) control-U (CTRL U). No check is made for legality. If the input character is not a <LF>, <CR>, or CTRL U it is assumed to be an octal digit.

To change the contents of the SSR the operator simply types the new desired value in octal - leading zeros need not be typed. And terminates the input string with a <CR> or <LF> depending on the program action desired as described below. The input value will be truncated to the last 6 digits typed. At least one digit must be typed on any given input string prior to the terminator before a change to the SSR will occur.

When the input string is terminated with a <CR> the diagnostic will continue execution from the point at which it was interrupted. If a <CR> is the only thing typed the program will continue without changing the SSR. The <LF> differs from the <CR> by restarting the program as if it were restarted at address 200.

If a CTRL U is typed at any point in the input string prior to the terminator the input value will be disregarded and the prompt displayed (SWR = XXXXXX NEW?).

To set the SSR for the starting switches, first load the diagnostic, then hit CTRL G, then start the diagnostic.

DOCUMENT

DZDMF LST

COPYRIGHT 1977
DIGITAL EQUIPMENT CORPORATION
MAYNARD, MASS. 01754

6 MAINDEC-11-DZDMF-B DMC11 BITSTUFF LINE UNIT TESTS
COPYRIGHT 1976, DIGITAL EQUIPMENT CORP., MAYNARD, MASS. 01754

1667 ***** TEST 1 *****
OUT CONTROL REGISTER READ/ONLY TEST
DO A MASTER CLEAR, VERIFY THAT ALL READ/ONLY
BITS ARE IN THE CORRECT STATE

1691 ***** TEST 2 *****
IN CONTROL REGISTER READ/ONLY TEST
DO A MASTER CLEAR, VERIFY THAT ALL READ/ONLY
BITS ARE IN THE CORRECT STATE

1714 ***** TEST 3 *****
MODEM CONTROL REGISTER READ/ONLY TEST
DO A MASTER CLEAR, VERIFY THAT ALL READ/ONLY
BITS ARE IN THE CORRECT STATE

1738 ***** TEST 4 *****
MAINTENANCE REGISTER READ/ONLY TEST
DO A MASTER CLEAR, VERIFY THAT ALL READ/ONLY
BITS ARE IN THE CORRECT STATE

1769 ***** TEST 5 *****
LINE UNIT REGISTER WRITE/READ TEST
SET BIT5 IN LU REGISTER 12, VERIFY IT IS SET
CLEAR BIT5 IN LU REGISTER 12, VERIFY IT IS CLEAR

1811 ***** TEST 6 *****
LINE UNIT REGISTER WRITE/READ TEST
SET BIT1 IN LU REGISTER 17, VERIFY IT IS SET
CLEAR BIT1 IN LU REGISTER 17, VERIFY IT IS CLEAR

1853 ***** TEST 7 *****
LINE UNIT REGISTER WRITE/READ TEST
FLOAT A 1 THROUGH LINE UNIT REGISTER 13
FLOAT A 0 THROUGH LINE UNIT REGISTER 13

1911 ***** TEST 10 *****
LINE UNIT REGISTER WRITE/READ TEST
FLOAT A 1 THROUGH LINE UNIT REGISTER 14
FLOAT A 0 THROUGH LINE UNIT REGISTER 14

1963 ***** TEST 11 *****
SWITCH PAC TEST
THIS TEST READS SWITCH PAC#1

THIS SWITCH PAC CONTAINS THE DDCMP LINE #

1985 ***** TEST 12 *****
SWITCH PAC TEST
THIS TEST READS SWITCH PAC#2
THIS SWITCH PAC CONTAINS THE BM873 BOOT ADD

2007 ***** TEST 13 *****
LINE UNIT CLOCK TEST
THIS TEST VERIFYS THAT THE LU INTERNAL CLOCK
(BIT 1 IN LU-17) IS WORKING

2040 ***** TEST 14 *****
OUT DATA SILO TEST
SFT SOM AND LOAD OUT DATA SILO
VERIFY THAT OCOR SET, INDICATING THAT THE
CHARACTER IS AT THE BOTTOM OF THE OUT SILO

2077 ***** TEST 15 *****
BITSTUFF TEST OF RTS AND OUT ACTIVE
SET SOM AND LOAD OUT DATA SILO
SINGLE STEP 2 DATA CLOCKS, VERIFY
THAT RTS AND ACTIVE ARE SET

2125 ***** TEST 16 *****
TEST OF OUT CLEAR
SET SOM AND LOAD OUT DATA SILO
SINGLE STEP DATA CLOCK, SET OUT CLEAR
VERIFY THAT OCOR, RTS, AND ACTIVE ARE CLEAPED

2186 ***** TEST 17 *****
BITSTUFF TRANSMITTER TEST
SINGLE CLOCK THE CHARACTER 0
CHECK FLAG AND DATA IN THE BIT WINDOW
VERIFY EACH BIT POSITION AS IT
PASSES THE BIT WINDOW (SI BIT)
ON AN ERROR, R3 CONTAINS BIT POSITION OF FAILURE

2260 ***** TEST 20 *****
BITSTUFF TRANSMITTER TEST
SINGLE CLOCK THE CHARACTER 125
CHECK FLAG AND DATA IN THE BIT WINDOW
VERIFY EACH BIT POSITION AS IT
PASSES THE BIT WINDOW (SI BIT)
ON AN ERROR, R3 CONTAINS BIT POSITION OF FAILURE

2334 ***** TEST 21 *****

2335 BITSTUFF TRANSMITTER TEST
SINGLE CLOCK THE CHARACTER 252
CHECK FLAG AND DATA IN THE BIT WINDOW
VERIFY EACH BIT POSITION AS IT
PASSES THE BIT WINDOW (SI BIT)
ON AN ERROR, R3 CONTAINS BIT POSITION OF FAILURE

2408 ***** TEST 22 *****
BIT STUFF TEST
THIS TEST CHECKS ZERO BIT STUFFING OF
THE TRANSMITTER IN THE BIT WINDOW

2485 ***** TEST 23 *****
BITSTUFF TRANSMITTER TEST
SINGLE CLOCK THE CHARACTER 377
CHECK FLAG AND DATA IN THE BIT WINDOW
VERIFY EACH BIT POSITION AS IT
PASSES THE BIT WINDOW (SI BIT)
ON AN ERROR, R3 CONTAINS BIT POSITION OF FAILURE

2565 ***** TEST 24 *****
BITSTUFF TRANSMITTER TEST
SINGLE CLOCK A BINARY COUNT PATTERN
VERIFY EACH BIT POSITION AS IT
PASSES THE BIT WINDOW (SI BIT)
ON AN ERROR, R3 CONTAINS BIT POSITION OF FAILURE
AND R5 CONTAINS THE CHARACTER THAT FAILED

2654 ***** TEST 25 *****
MULTIPLE FLAG AND TRANSMITTER ABORT TEST
LOAD SILO WITH 5 FLAGS AND A CHAR (000)
VERIFY IN THE BIT WINDOW THAT THE FLAGS
AND DATA ARE CORRECT AND FOLLOWED BY AN ABORT
SEQUENCE (8 CONTIGUOUS 1'S)

2729 ***** TEST 26 *****
LEADING ZEROS TEST
VERIFY THAT THE SETTING OF SOM AND EOM TOGETHER
AND THEN SOM ALONE WILL GENERATE 16 LEADING ZEROS
AND A FLAG, THE CHECK IS MADE USING THE BIT WINDOW

2789 ***** TEST 27 *****
BITSTUFF STRIP FLAG TEST
SET LU LOOP, SINGLE STEP 5 FLAGS,
VERIFY THAT IN ACTIVE DOES NOT SET

2821 ***** TEST 30 *****
BITSTUFF IN ACTIVE TEST
SET LU LOOP, SINGLE STEP 5 FLAGS AND A NON-FLAG (301)
VERIFY THAT IN ACTIVE IS SET

2853 ***** TEST 31 *****
BITSTUFF IN ACTIVE TEST
SET LINE UNIT LOOP, SINGLE STEP ONE FLAG AND A CHAR (301)

VERIFY THAT IN ACTIVE IS SET

2893 ***** TEST 32 *****
BITSTUFF IN ACTIVE TEST

2895 SFT LU LOOP, SINGLE STEP 2 FLAGS AND A NON-FLAG (301)
VERIFY THAT IN ACTIVE IS SET

2925 ***** TEST 33 *****
IN CLEAR TEST
SYNC UP RECEIVER AND TRANSMIT A CHARACTER
WAIT FOR IN RDY, THEN SET IN CLEAR
VERIFY THAT IN ACTIVE AND IN RDY ARE CLEARED

2983 ***** TEST 34 *****
BITSTUFF BASIC RECEICER TEST
SYNC UP RECEIVER AND SINGLE CLOCK THE CHARACTER 0
VERIFY THAT IN RDY IS SET, AND THAT THE CHARACTER WAS RECEIVED

3029 ***** TEST 35 *****
BITSTUFF BASIC RECEICER TEST
SYNC UP RECEIVER AND SINGLE CLOCK THE CHARACTER 125
VERIFY THAT IN RDY IS SET, AND THAT THE CHARACTER WAS RECEIVED

3075 ***** TEST 36 *****
BITSTUFF BASIC RECEICER TEST
SYNC UP RECEIVER AND SINGLE CLOCK THE CHARACTER 252
VERIFY THAT IN RDY IS SET, AND THAT THE CHARACTER WAS RECEIVED

3121 ***** TEST 37 *****
BITSTUFF BASIC RECEICER TEST
SYNC UP RECEIVER AND SINGLE CLOCK THE CHARACTER 377
VERIFY THAT IN RDY IS SET, AND THAT THE CHARACTER WAS RECEIVED

3167 ***** TEST 40 *****
BITSTUFF DATA TEST
THIS TEST SINGLE STEPS A BINARY COUNT PATTERN
CHECKING EACH CHARACTER AS IT IS RECEIVED

3212 ***** TEST 41 *****
BITSTUFF DATA TEST
THIS TEST SINGLE STEPS A BINARY COUNT PATTERN
CHECKING EACH CHARACTER AS IT IS RECEIVED
THIS TEST IS EXACTLY THE SAME AS THE LAST TEST,
EXCEPT LINE UNIT LOOP IS SET IN LU REGISTER 12

3262 ***** TEST 42 *****
RECEIVER ABORT TEST
SINGLE CLOCK 3 FLAGS, A 301, ANOTHER 301 AND 10 EXTRA
CLOCK TICKS, VERIFY THAT A 301 AND A BLOCK END
WERE RECEIVED INDICATING THAT THE RECEIVER RECOGINIZED
THE ABORT SEQUENCE (8 CONTIGUIOUS 1'S)

3307 ***** TEST 43 *****
CABLE TURNAROUND TEST
CLEAR LINE UNIT LOOP, SET DTR
VERIFY THAT MODEM READY IS SET
CLEAR DTR, VERIFY THAT MRDY IS CLEARED

3355 ***** TEST 44 *****
CABLE TURNAROUND TEST
CLEAR LINE UNIT LOOP, LOAD OUT DATA SILO
VERIFY THAT ALL MODEM SIGNALS ARE SET

3398 ***** TEST 45 *****

3399 TEST OF CRC OPERATION
USING THE CRC.CCITT POLYNOMIAL, SINGLE CLOCK THE CHARACTER
0, VERIFY THE LSB OF THE BCC ON EACH SHIFT
TEST TRANSMITTER FIRST THEN THE RECEIVER BCC

3480 ***** TEST 46 *****
TEST OF CRC OPERATION
USING THE CRC.CCITT POLYNOMIAL, SINGLE CLOCK THE CHARACTER
377, VERIFY THE LSB OF THE BCC ON EACH SHIFT
TEST TRANSMITTER FIRST THEN THE RECEIVER BCC

3568 ***** TEST 47 *****
TEST OF CRC OPERATION
USING THE CRC.CCITT POLYNOMIAL, SINGLE CLOCK THE CHARACTER
125, VERIFY THE LSB OF THE BCC ON EACH SHIFT
TEST TRANSMITTER FIRST THEN THE RECEIVER BCC

3650 ***** TEST 50 *****
TEST OF CRC OPERATION
USING THE CRC.CCITT POLYNOMIAL, SINGLE CLOCK THE CHARACTER
252, VERIFY THE LSB OF THE BCC ON EACH SHIFT
TEST TRANSMITTER FIRST THEN THE RECEIVER BCC

3732 ***** TEST 51 *****
TRANSMITTER CRC TEST
USING THE CRC.CCITT POLYNOMIAL, SINGLE CLOCK A BINARY

3735 COUNT PATTERN, VERIFY THE LSB OF THE TRANSMITTER BCC ON EACH SHIFT

3815 ***** TEST 52 *****
RECEIVER CRC TEST
USING THE CRC.CCITT POLYNOMIAL, SINGLE CLOCK A BINARY
COUNT PATTERN, VERIFY THE LSB OF THE RECEIVER BCC ON EACH SHIFT

3901 ***** TEST 53 *****
TRANSMITTER BITSTUFF CRC TEST

3903 THIS TEST TRANSMITS A FOUR CHARACTER MESSAGE WITH CRC
BOTH DATA AND THE BCC ARE VERIFIED IN THE BIT
WINDOW, THE FOUR CHARACTERS ARE 0,125,252,377
THE TRANSMITTER IS CHECKED FOR GOING TO A MARK STATE AFTER THE BCC

4038 ***** TEST 54 *****
RECEIVER BITSTUFF CRC TEST
THIS TEST CLOCKS A FOUR CHARACTER MESSAGE WITH BCC
AND VERIFYS CORRECT DATA RECEPTION AND BCC MATCH
THE FOUR CHARACTER MESSAGE IS 0,125,252,377

4100 ***** TEST 55 *****
BITSTUFF EOM FUNCTION TEST
THIS TEST LOADS OUT SILO WITH: 2 FLAGS,4 CHAR MESSAGE,EOM
4 CHARACTER MESS,EOM. THE DATA STREAM IS CHECKED TO BE
4 CHAR,BCC,FLAG,4 CHAR,BCC,FLAG,MARKS. THIS TEST VERIFYS THAT
THE CHARCTERS LOADED WITH EOM SET ARE LOST
ALL DATA AND BCC'S ARE CHECKED IN THE BIT WINDOW
THE FOUR CHARACTER MESSAGE IS 0,125,252,377
RECEIVED DATA IS VERIFID, AND IN BCC MATCH IS CHECKED

4413 ***** TEST 56 *****
BITSTUFF EOM FUNCTION TEST
THIS TEST LOADS OUT SILO WITH: 2 FLAGS,4 CHAR MESSAGE,EOM
SOM,4 CHAR MESS,EOM. THE DATA STREAM IS CHECKED TO BE
4 CHAR,BCC,FLAG,4 CHAR,BCC,FLAG,MARKS. THIS TEST VERIFYS THAT
THE CHARCTERS LOADED WITH EOM SET ARE LOST
ALSO THAT THE CHAR LOADED WITH SOM IS NOT IN THE BCC
ALL DATA AND BCC'S ARE CHECKED IN THE BIT WINDOW
THE FOUR CHARACTER MESSAGE IS 0,125,252,377
RECEIVED DATA IS VERIFIED, AND IN BCC MATCH IS CHECKED

4746 ***** TEST 57 *****
EMPTY SILO TEST
LOAD SILO WITH 2 SYNCs, 4 CHAR MESSAGE, SINGLE CLOCK
UNTIL THE SILO IS EMPTY, LOAD 4 MORE CHARACTERS IN THE
SILO, GIVE MORE TICKS, AND VERIFY THAT ONLY THE FIRST
4 CHARACTERS AND A BLOCK END WERE RECEIVED, AND IN ACTIVE IS CLEAR

4810 ***** TEST 60 *****
BITSTUFF CABLE DATA TEST
THIS TEST LOADS OUT SILO WITH THE FOLLOWING:
2 FLAGS,16 CHAR,EOM,16 CHAR,EOM,16 CHAR,EOM
THE 16 CHARACTERS INCLUDE A FLOATING ONE AND ZERO
THE DATA IS TRANSMITTED OVER THE CABLE USING THE INTERNAL CLOCK
RECEIVED DATA IS VERIFIED AS IS IN BCC MATCH
LOOP-BACK CONNECTOR MUST BE ON TO RUN THIS TEST

4913 ***** TEST 61 *****
BITSTUFF CABLE DATA TEST
THIS TEST LOADS OUT SILO WITH THE FOLLOWING:
2 FLAGS,59 DATA CHARACTERS,EOM WITH GARBAGE CHARACTER
THE DATA IS TRANSMITTED OVER THE CABLE USING THE INTERNAL CLOCK
RECEIVED DATA IS VERIFIED AS IS IN BCC MATCH

LOOP-BACK CONNECTOR MUST BE ON TO RUN THIS TEST

```

1
2
3
4
5
6 ;*MAINDEC-11-DZDMF-B DMC11 BITSTUFF LINE UNIT TESTS
7 ;*COPYRIGHT 1976, DIGITAL EQUIPMENT CORP., MAYNARD, MASS, 01754
8 ;*-----
9
10 ;STARTING PROCEDURE
11 ;LOAD PROGRAM
12 ;LOAD ADDRESS 000200
13 ;SWR=0 AUTOSIZE DMC11
14 ;SM07=1 USE CURRENT DMC11 PARAMETERS
15 ;SM00=1 INPUT NEW DMC11 PARAMETERS
16 ;PRESS START
17 ;PROGRAM WILL TYPE "MAINDEC-11-DZDMF-B DMC11 BITSTUFF LINE UNIT TESTS"
18 ;PROGRAM WILL TYPE STATUS MAP
19 ;PROGRAM WILL TYPE "R" TO INDICATE THAT TESTING HAS STARTED
20 ;AT THE END OF A PASS, PROGRAM WILL TYPE PASS COMPLETE MESSAGE
21 ;AND THEN RESUME TESTING
22 ;SUBSEQUENT RESTARTS WILL NOT TYPE PROGRAM TITLE
23
24
25
26
27 ;SWITCH REGISTER OPTIONS
28 ;-----
29
30 100000 SW15=100000 ;1,HALT ON ERROR
31 040000 SW14=400000 ;1,LOOP ON CURRENT TEST
32 020000 SW13=200000 ;1,INHIBIT ERROR TYPEOUT
33 010000 SW12=100000 ;1,DELETE TYPEOUT/BELL ON ERROR.
34 004000 SW11=40000 ;1,INHIBIT ITERATIONS
35 002000 SW10=20000 ;1,ESCAPE TO NEXT TEST ON ERROR
36 001000 SW09=10000 ;1,LOOP WITH CURRENT DATA
37 000400 SW08=400 ;1,LOOP ON ERROR
38 000200 SW07=200 ;1,USE CURRENT DMC11 PARAMETERS, =0,AUTOSIZE DMC11
39 000100 SW06=100 ;1, HALT BEFORE CLOCKING MICRO-PROCESSOR INSTRUCTION
40 000040 SW05=40
41 000020 SW04=20
42 000010 SW03=10 ;RESELECT DMC11'S TO BE TESTED (ACTIVE)
43 000004 SW02=4 ;LOCK ON TEST SELECT
44 000002 SW01=2 ;RESTART PROGRAM AT SELECTED TEST
45 000001 SW00=1 ;INPUT DMC11 PARAMETERS
  
```

```

46
47
48 ;REGISTER DEFINITIONS
49 ;-----
50
51 000000 R0=R0 ;GENERAL REGISTER
52 000001 R1=R1 ;GENERAL REGISTER
53 000002 R2=R2 ;GENERAL REGISTER
54 000003 R3=R3 ;GENERAL REGISTER
55 000004 R4=R4 ;GENERAL REGISTER
56 000005 R5=R5 ;GENERAL REGISTER
57 000006 SP=SP ;PROCESSOR STACK POINTER
58 000007 PC=PC ;PROGRAM COUNTER
59
60 ;LOCATION EQUIVALENCIES
61 ;-----
62
63 177776 PS=177776 ;PROCESSOR STATUS WORD
64 001200 STACK=1200 ;START OF PROCESSOR STACK
65
66 ;INSTRUCTION DEFINITIONS
67 ;-----
68
69 005746 PUSH1SP=5746 ;DECREMENT PROCESSOR STACK 1 WORD
70 005726 POP1SP=5726 ;INCREMENT PROCESSOR STACK 1 WORD
71 010046 PUSHRO=10046 ;SAVE R0 ON STACK
72 012600 POPRO=12600 ;RESTORE R0 FROM STACK
73 024646 PUSH2SP=24646 ;DECREMENT STACK TWICE
74 022626 POP2SP=22626 ;INCREMENT STACK TWICE
75 ;EQUIV EMT,HLT ;BASIC DEFINITION OF ERROR CALL
76
77 ;BIT DEFINITIONS
78 ;-----
79
80 100000 BIT15=100000
81 040000 BIT14=400000
82 020000 BIT13=200000
83 010000 BIT12=100000
84 004000 BIT11=40000
85 002000 BIT10=20000
86 001000 BIT9=10000
87 000400 BIT8=4000
88 000200 BIT7=2000
89 000100 BIT6=1000
90 000040 BIT5=400
91 000020 BIT4=200
92
93 000010 BIT3=100
94 000004 BIT2=4
95 000002 BIT1=2
96
97 000001 BIT0=1
  
```

```

98
99
100 ;*****
101 ;-----
102 ;TRAPCATCHER FOR ILLEGAL INTERRUPTS
103 ;THE STANDARD "TRAP CATCHER" IS PLACED
104 ;BETWEEN ADDRESS 0 TO ADDRESS 776.
105 ;IT LOOKS LIKE "PC+2 HALT".
106 ;-----
107 ;*****
108
109
110 ;=0
111 ;STANDARD INTERRUPT VECTORS
112 ;-----
113
114 ;=24
115 ;PFail
116 ;POWER FAIL HANDLER
117 ;SERVICE AT LEVEL 7
118 ;HLT
119 ;ERROR HANDLER
120 ;SERVICE AT LEVEL 7
121 ;TRPSRV
122 ;GENERAL HANDLER DISPATCH SERVICE
123 ;SERVICE AT LEVEL 7
124
125 ;=40
126 0
127 ;SAVE FOR ACT-11 OR XXDP
128 0
129 ;RETURN ADDRESS IF UNDER ACT-11 OR XXDP
130 0
131 ;SAVE FOR ACT-11 OR XXDP
132 ;ENDAD
133 ;FOR USE WITH ACT-11 OR XXDP
134
135 ;=52
136 0
137 ;ACT-11 PROGRAM CHARACTERISTICS
138
139 ;=174
140 DISPREG:0
141 ;SOFTWARE DISPLAY REGISTER
142 SWREG: 0
143 ;SOFTWARE SWITCH REGISTER
144
145 ;=200
146 JMP ,START
147 ;GO TO START OF PROGRAM
148
149 ;=1000
150 MTITLE: ,ASCII <377><12>/MAINDEC-11-DZDMF-B/<377>
151 ;ASCIIZ /DMC11 BITSTUFF LINE UNIT TESTS/<377>
152
153 ;=1200
154
155 ;INDIRECT POINTERS TO SWITCH REGISTER AND LIGHT DISPLAY
156 ;-----
157
158 DISPLAY:177570
159 SWR: 177570

```

```

144
145
146 ;INDIRECT POINTERS TO TELETYPE VECTORS AND REGISTERS
147 ;-----
148
149 TKCSR: 177560
150 ;TELETYPE KEYBOARD CONTROL REGISTER
151 TKDBR: 177562
152 ;TELETYPE KEYBOARD DATA BUFFER
153 TPCSR: 177564
154 ;TELEPRINTER CONTROL REGISTER
155 TPDBR: 177566
156 ;TELEPRINTER DATA BUFFER
157
158 ;PROGRAM CONTROL PARAMETERS
159 ;-----
160
161 RETURN: 0
162 ;SCOPE ADDRESS FOR LOOP ON TEST
163 NEXT: 0
164 ;ADDRESS OF NEXT TEST TO BE EXECUTED
165 LOCK: 0
166 ;ADDRESS FOR LOCK ON CURRENT DATA
167 ICOUNT: 3
168 ;NUMBER OF ITERATIONS THAT CURRENT TEST WILL BE
169 LPCNT: 0
170 ;NUMBER OF ITERATIONS COMPLETED
171 TSTNO: 0
172 ;NUMBER OF TEST IN PROGRESS
173 PASCNT: 0
174 ;NUMBER OF PASSES COMPLETED
175 ERRCNT: 0
176 ;TOTAL NUMBER OF ERRORS
177 LSTERR: 0
178 ;PC OF LAST ERROR CALL
179
180 ;PROGRAM VARIABLES
181 ;-----
182
183 STRTSW: 0
184 ;SWITCHES AT START OF PROGRAM
185 STAT: 0
186 ;DM STATUS WORD STORAGE
187 CLKX: 0
188 MASKX: 0
189 TEMP1: 0
190 ;TEMPORARY STORAGE
191 TEMP2: 0
192 ;TEMPORARY STORAGE
193 TEMP3: 0
194 ;TEMPORARY STORAGE
195 TEMP4: 0
196 ;TEMPORARY STORAGE
197 TEMP5: 0
198 ;TEMPORARY STORAGE
199 SAVR0: 0
200 ;R0 STORAGE
201 SAVR1: 0
202 ;R1 STORAGE
203 SAVR2: 0
204 ;R2 STORAGE
205 SAVR3: 0
206 ;R3 STORAGE
207 SAVR4: 0
208 ;R4 STORAGE
209 SAVR5: 0
210 ;R5 STORAGE
211 SAVSP: 0
212 ;STACK POINTER STORAGE
213 SAVPC: 0
214 ;PROGRAM COUNTER STORAGE
215 ZERO: 0
216 ONE: 1
217 MEMLIN: 0
218 ;HIGHEST LOCATION FOR NPR'S
219 DMACTV: ,BLKW 1
220 ;DMC11'S SELECTED ACTIVE,
221
222 DMNUM: ,BLKW 1
223 ;DMC11'S ORIGINAL ACTV DEVICES
224 SAVACT: ,BLKW 1
225 ;ORIGINAL ACTV DEVICES
226 SAVNUM: ,BLKW 1
227 ;WORKABLE NUMBER
228 RUN: 0
229 ;POINTER TO RUNNING DEVICE,
230
231 ;EVEN
232 CREAM: DM,MAP=6
233 ;TABLE POINTER,
234 M1&K: CWT,MAP=4
235 ;TABLE POINTER

```

```
197  
198 ;PROGRAM CONTROL FLAGS  
199 ;-----  
200  
201 001324 000 INIFLG: ,BYTE 0 ;PROGRAM INITIALIZATION FLAG  
202 001325 000 ERRFLG: ,BYTE 0 ;ERROR OCCURED FLAG  
203 001326 000 LOKFLG: ,BYTE 0 ;LOCK ON CURRENT TEST FLAG  
204 001327 000 QV:FLG: ,BYTE 0 ;QUICK VERIFY FLAG.  
205 ;ON FIRST PASS OF EACH DMC11 ITERATIONS WILL BE  
206 .EVEN  
207  
208 ;DEFINITIONS FOR TRAP SUBROUTINE CALLS  
209 ;POINTERS TO SUBROUTINES CAN BE FOUND  
210 ;IN THE TABLE IMMEDIATLY FOLLOWING THE DEFINITIONS  
211  
212 ;|*****  
213 ;|-----  
214 001330  
215 104400 .TRPTAB;  
216 001330 003576 SCOPE=TRAP+0 ;CALL TO SCOPE LOOP AND ITERATION HANDLER  
217 104401 .SCOPE  
218 001332 003736 SCOPI=TRAP+1 ;CALL TO LOOP ON CURRENT DATA HANDLER  
219 104402 .SCOPI  
220 001334 003766 TYPE=TRAP+2 ;CALL TO TELETYPE OUTPUT ROUTINE  
221 104403 .TYPE  
222 001336 004050 INSTR=TRAP+3 ;CALL TO ASCII STRING INPUT ROUTINE  
223 104404 .INSTR  
224 001340 004154 INSTER=TRAP+4 ;CALL TO INPUT ERROR HANDLER  
225 104405 .INSTER  
226 001342 004174 PARAM=TRAP+5 ;CALL TO NUMERICAL DATA INPUT ROUTINE  
227 104406 .PARAM  
228 001344 004374 SAVO5=TRAP+6 ;CALL TO REGISTER SAVE ROUTINE  
229 104407 .SAVO5  
230 001346 004434 RESO5=TRAP+7 ;CALL TO REGISTER RESTORE ROUTINE  
231 104410 .RESO5  
232 001350 004466 CONVRT=TRAP+10 ;CALL TO DATA OUTPUT ROUTINE  
233 104411 .CONVRT  
234 001352 004472 CNVRT=TRAP+11 ;CALL TO DATA OUTPUT ROUTINE WITHOUT CR/LF.  
235 104412 .CNVRT  
236 001354 005466 MSTCLR=TRAP+12 ;CALL TO ISUE A MASTER CLEAR  
237 104413 .MSTCLR  
238 001356 005436 DELAY=TRAP+13 ;CALL TO DELAY  
239 104414 .DELAY  
240 001360 005504 ROMCLK=TRAP+14 ;CALL TO CLOCK ROM ONCE  
241 104415 .ROMCLK  
242 001362 005552 DATACLK=TRAP+15 ;CALL TO CLK DATA  
243 104416 .DATACLK  
244 001364 005616 TIMER=TRAP+16 ;CALL TO DELAY A CLOCK TICK  
245 .TIMER  
246  
247 ;|-----  
248 ;|*****
```

```
248 ;DMC11 CONTROL INDICATORS FOR CURRENT DMC11 UNDER TEST  
249 ;-----  
250  
251 001366 000000 STAT1: 0  
252 001370 000000 STAT2: 0  
253 001372 000000 STAT3: 0  
254  
255 ;DMC11 VECTOR AND REGISTER INDIRECT POINTERS  
256 ;-----  
257  
258 001374 000000 DMRVEC: 0 ;POINTER TO DMC11 RECEIVER INTERRUPT VECTOR  
259 001376 000000 DMRLVL: 0 ;POINTER TO DMC11 RECEIVER INTERRUPT SERVICE PS  
260 001400 000000 DMTVEC: 0 ;POINTER TO DMC11 TRANSMITTER INTERRUPT VECTOR  
261 001402 000000 DMTLVL: 0 ;POINTER TO DMC11 TRANSMITTER INTERRUPT SERVICE PS  
262 001404 000000 DMC5R: 0 ;POINTER TO DMC11 CONTROL STATUS REGISTER  
263 001406 000000 DMC5RH: 0 ;POINTER TO DMC11 CONTROL STATUS REGISTER HIGH BYTE,  
264 001410 000000 DMC7L: 0 ;POINTER TO DMC11 CONTROL OUT REGISTER  
265 001412 000000 DMP04: 0 ;POINTER TO DMC11 PORT REGISTER(SEL 4)  
266 001414 000000 DMP06: 0 ;POINTER TO DMC11 PORT REGISTER(SEL 6)  
267  
268 ;TEMP STORAGE  
269 ;-----  
270  
271 001416 000000 TEHP: 0  
272 001460 .,+40  
273  
274 ;DMC11 STATUS TABLE AND ADDRESS ASSIGNMENTS  
275 ;-----  
276  
277 001500  
278 001500 .#1500  
279 001500 000001 DMC00: ,BLKW 1 ;CONTROL STATUS REGISTER FOR DMC11 NUMBER 00  
280 001502 000001 DMS100: ,BLKW 1 ;VECTOR FOR DMC11 NUMBER 00  
281 001504 000001 DMS200: ,BLKW 1 ;DDCMP LINE# FOR DMC11 NUMBER 00  
282 001506 000001 DMS300: ,BLKW 1 ;3RD STATUS WORD  
283  
284 001510 000001 DMC01: ,BLKW 1 ;CONTROL STATUS REGISTER FOR DMC11 NUMBER 01  
285 001512 000001 DMS101: ,BLKW 1 ;VECTOR FOR DMC11 NUMBER 01  
286 001514 000001 DMS201: ,BLKW 1 ;DDCMP LINE# FOR DMC11 NUMBER 01  
287 001516 000001 DMS301: ,BLKW 1 ;3RD STATUS WORD  
288  
289 001520 000001 DMC02: ,BLKW 1 ;CONTROL STATUS REGISTER FOR DMC11 NUMBER 02  
290 001522 000001 DMS102: ,BLKW 1 ;VECTOR FOR DMC11 NUMBER 02  
291 001524 000001 DMS202: ,BLKW 1 ;DDCMP LINE# FOR DMC11 NUMBER 02  
292 001526 000001 DMS302: ,BLKW 1 ;3RD STATUS WORD  
293  
294 001530 000001 DMC03: ,BLKW 1 ;CONTROL STATUS REGISTER FOR DMC11 NUMBER 03  
295 001532 000001 DMS103: ,BLKW 1 ;VECTOR FOR DMC11 NUMBER 03  
296 001534 000001 DMS203: ,BLKW 1 ;DDCMP LINE# FOR DMC11 NUMBER 03  
297 001536 000001 DMS303: ,BLKW 1 ;3RD STATUS WORD  
298  
299 001540 000001 DMC04: ,BLKW 1 ;CONTROL STATUS REGISTER FOR DMC11 NUMBER 04  
300 001542 000001 DMS104: ,BLKW 1 ;VECTOR FOR DMC11 NUMBER 04  
301 001544 000001 DMS204: ,BLKW 1 ;DDCMP LINE# FOR DMC11 NUMBER 04  
302 001546 000001 DMS304: ,BLKW 1 ;3RD STATUS WORD  
303
```



```

304 001550 000001 DMC005 ,BLKW 1 ;CONTROL STATUS REGISTER FOR DMC11 NUMBER 05
305 001552 000001 DMS105 ,BLKW 1 ;VECTOR FOR DMC11 NUMBER 05
306 001554 000001 DMS205 ,BLKW 1 ;DDCMP LINE# FOR DMC11 NUMBER 05
307 001556 000001 DMS305 ,BLKW 1 ;3RD STATUS WORD
308
309 001560 000001 DMC006 ,BLKW 1 ;CONTROL STATUS REGISTER FOR DMC11 NUMBER 06
310 001562 000001 DMS106 ,BLKW 1 ;VECTOR FOR DMC11 NUMBER 06
311 001564 000001 DMS206 ,BLKW 1 ;DDCMP LINE# FOR DMC11 NUMBER 06
312 001566 000001 DMS306 ,BLKW 1 ;3RD STATUS WORD
313
314 001570 000001 DMC007 ,BLKW 1 ;CONTROL STATUS REGISTER FOR DMC11 NUMBER 07
315 001572 000001 DMS107 ,BLKW 1 ;VECTOR FOR DMC11 NUMBER 07
316 001574 000001 DMS207 ,BLKW 1 ;DDCMP LINE# FOR DMC11 NUMBER 07
317 001576 000001 DMS307 ,BLKW 1 ;3RD STATUS WORD
318
319 001600 000001 DMC010 ,BLKW 1 ;CONTROL STATUS REGISTER FOR DMC11 NUMBER 10
320 001602 000001 DMS110 ,BLKW 1 ;VECTOR FOR DMC11 NUMBER 10
321 001604 000001 DMS210 ,BLKW 1 ;DDCMP LINE# FOR DMC11 NUMBER 10
322 001606 000001 DMS310 ,BLKW 1 ;3RD STATUS WORD
323
324 001610 000001 DMC011 ,BLKW 1 ;CONTROL STATUS REGISTER FOR DMC11 NUMBER 11
325 001612 000001 DMS111 ,BLKW 1 ;VECTOR FOR DMC11 NUMBER 11
326 001614 000001 DMS211 ,BLKW 1 ;DDCMP LINE# FOR DMC11 NUMBER 11
327 001616 000001 DMS311 ,BLKW 1 ;3RD STATUS WORD
328
329 001620 000001 DMC012 ,BLKW 1 ;CONTROL STATUS REGISTER FOR DMC11 NUMBER 12
330 001622 000001 DMS112 ,BLKW 1 ;VECTOR FOR DMC11 NUMBER 12
331 001624 000001 DMS212 ,BLKW 1 ;DDCMP LINE# FOR DMC11 NUMBER 12
332 001626 000001 DMS312 ,BLKW 1 ;3RD STATUS WORD
333
334 001630 000001 DMC013 ,BLKW 1 ;CONTROL STATUS REGISTER FOR DMC11 NUMBER 13
335 001632 000001 DMS113 ,BLKW 1 ;VECTOR FOR DMC11 NUMBER 13
336 001634 000001 DMS213 ,BLKW 1 ;DDCMP LINE# FOR DMC11 NUMBER 13
337 001636 000001 DMS313 ,BLKW 1 ;3RD STATUS WORD
338
339 001640 000001 DMC014 ,BLKW 1 ;CONTROL STATUS REGISTER FOR DMC11 NUMBER 14
340 001642 000001 DMS114 ,BLKW 1 ;VECTOR FOR DMC11 NUMBER 14
341 001644 000001 DMS214 ,BLKW 1 ;DDCMP LINE# FOR DMC11 NUMBER 14
342 001646 000001 DMS314 ,BLKW 1 ;3RD STATUS WORD
343
344 001650 000001 DMC015 ,BLKW 1 ;CONTROL STATUS REGISTER FOR DMC11 NUMBER 15
345 001652 000001 DMS115 ,BLKW 1 ;VECTOR FOR DMC11 NUMBER 15
346 001654 000001 DMS215 ,BLKW 1 ;DDCMP LINE# FOR DMC11 NUMBER 15
347 001656 000001 DMS315 ,BLKW 1 ;3RD STATUS WORD
348
349 001660 000001 DMC016 ,BLKW 1 ;CONTROL STATUS REGISTER FOR DMC11 NUMBER 16
350 001662 000001 DMS116 ,BLKW 1 ;VECTOR FOR DMC11 NUMBER 16
351 001664 000001 DMS216 ,BLKW 1 ;DDCMP LINE# FOR DMC11 NUMBER 16
352 001666 000001 DMS316 ,BLKW 1 ;3RD STATUS WORD
353
354 001670 000001 DMC017 ,BLKW 1 ;CONTROL STATUS REGISTER FOR DMC11 NUMBER 17
355 001672 000001 DMS117 ,BLKW 1 ;VECTOR FOR DMC11 NUMBER 17
356 001674 000001 DMS217 ,BLKW 1 ;DDCMP LINE# FOR DMC11 NUMBER 17
357 001676 000001 DMS317 ,BLKW 1 ;3RD STATUS WORD
358
359 001700 000000 DM,END: 000000
  
```

```

360
361 ;DMC11 PASS COUNT AND ERROR COUNT TABLE
362 ;-----
363
364 CNT,MAP;
365 PACT00: 0 ;PASS COUNT FOR DMC11 NUMBER 00
366 ERCT00: 0 ;ERROR COUNT FOR DMC11 NUMBER 00
367
368 PACT01: 0 ;PASS COUNT FOR DMC11 NUMBER 01
369 ERCT01: 0 ;ERROR COUNT FOR DMC11 NUMBER 01
370
371 PACT02: 0 ;PASS COUNT FOR DMC11 NUMBER 02
372 ERCT02: 0 ;ERROR COUNT FOR DMC11 NUMBER 02
373
374 PACT03: 0 ;PASS COUNT FOR DMC11 NUMBER 03
375 ERCT03: 0 ;ERROR COUNT FOR DMC11 NUMBER 03
376
377 PACT04: 0 ;PASS COUNT FOR DMC11 NUMBER 04
378 ERCT04: 0 ;ERROR COUNT FOR DMC11 NUMBER 04
379
380 PACT05: 0 ;PASS COUNT FOR DMC11 NUMBER 05
381 ERCT05: 0 ;ERROR COUNT FOR DMC11 NUMBER 05
382
383 PACT06: 0 ;PASS COUNT FOR DMC11 NUMBER 06
384 ERCT06: 0 ;ERROR COUNT FOR DMC11 NUMBER 06
385
386 PACT07: 0 ;PASS COUNT FOR DMC11 NUMBER 07
387 ERCT07: 0 ;ERROR COUNT FOR DMC11 NUMBER 07
388
389 PACT10: 0 ;PASS COUNT FOR DMC11 NUMBER 10
390 ERCT10: 0 ;ERROR COUNT FOR DMC11 NUMBER 10
391
392 PACT11: 0 ;PASS COUNT FOR DMC11 NUMBER 11
393 ERCT11: 0 ;ERROR COUNT FOR DMC11 NUMBER 11
394
395 PACT12: 0 ;PASS COUNT FOR DMC11 NUMBER 12
396 ERCT12: 0 ;ERROR COUNT FOR DMC11 NUMBER 12
397
398 PACT13: 0 ;PASS COUNT FOR DMC11 NUMBER 13
399 ERCT13: 0 ;ERROR COUNT FOR DMC11 NUMBER 13
400
401 PACT14: 0 ;PASS COUNT FOR DMC11 NUMBER 14
402 ERCT14: 0 ;ERROR COUNT FOR DMC11 NUMBER 14
403
404 PACT15: 0 ;PASS COUNT FOR DMC11 NUMBER 15
405 ERCT15: 0 ;ERROR COUNT FOR DMC11 NUMBER 15
406
407 PACT16: 0 ;PASS COUNT FOR DMC11 NUMBER 16
408 ERCT16: 0 ;ERROR COUNT FOR DMC11 NUMBER 16
409
410 PACT17: 0 ;PASS COUNT FOR DMC11 NUMBER 17
411 ERCT17: 0 ;ERROR COUNT FOR DMC11 NUMBER 17
412
  
```

413

FORMAT OF STATUS TABLE

	15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00	
I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	CSR
I	C	O	N	T	P	O	L										
I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	
I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	
I	*	I	*	I	*	I	*	I	*	I	*	I	*	I	*	I	STAT1
I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	
I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	
I	*	I	B	I	M	I	I	A	D	D	*	I	*	I	*	I	STAT2
I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	
I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	
I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	STAT3
I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I	

DEFINITION OF FORMAT

CSR: CONTAINS DMC11 CSR ADDRESS

STAT1: BITS 00-08 IS DMC11 VECTOR ADDRESS
 BIT15=1 MICRO-PROCESSOR HAS CRAM
 BIT15=0 MTCRO-PROCESSOR HAS CROM
 BIT14=1 ??? TURNAROUND CONNECTOR IS ON
 BIT14=0 NO TURNAROUND CONNECTOR
 BIT13=0 LINE UNIT IS AN #0201
 BIT13=1 LINE UNIT IS AN #0202
 BIT12=1 NO LINE UNIT
 BITS 09-11 IS DMC11 BR PRIORITY LEVEL

STAT2: LOW BYTE IS SWITCH PAC#1 (DDCMP LINE NUMBER)
 HIGH BYTE IS SWITCH PAC#2 (BM073 BOOT ADD)

STAT3: BIT0=1 DO FREE RUNNING TESTS ON KMC
 (MUST BE SET TO A ONE MANUALLY [PROGRAM DZDMI ONLY])
 KMC MUST HAVE MICRO-CODE WRITTEN FROM RUNNING
 DZDMG TEST 2 FIRST
 BIT1=1 DMC11-AL LOCAL HIGH SPEED MICRO-CODE
 BIT1=0 DMC11-AR REMOTE LOW SPEED MICRO-CODE

```

468
469
470
471
472
473
474
475
476 002002 012737 000340 177776 .START: MOV #340,PS ;LOCK OUT INTERRUPTS
477 002010 012706 001200 MOV #STACK,SP ;SET UP STACK
478 002014 012737 005336 000024 MOV #,PF,FAIL,#24 ;SET UP POWER FAIL VECTOR
479 002022 013737 001310 001314 MOV DMNUM,SAYNUM ;SAVE NUMBER OF DEVICES IN SYSTEM.
480 002030 005037 010016 CLR SWFLG ;CLEAR SOFT TYPEOUT FLAG
481 002034 105037 001325 CLR EPRFLG ;CLEAR ERROR FLAG
482 002040 105037 001327 CLR QV,FLG ;ZERO QUICK VERIFY FLAG
483 002044 012737 001470 001320 MOV #DM,MAP=10,CREAM ;GET MAP POINTER.
484 002052 012737 001676 001322 MOV #CNT,MAP=4,MILK ;GET PASS COUNT MAP POINTER
485 002060 012737 100000 001316 MOV #BIT15,RUN ;POINT POINTER TO FIRST DEVICE.
486 002066 012700 001702 MOV #CNT,MAP,RO ;PASS COUNT POINTER TO RO
487 002072 005020 238: CLR (RO)+ ;CLEAR TABLE
488 002074 022700 002002 CMP #CNT,MAP+100,RO ;DONE YET?
489 002100 001374 BNE 238 ;KEEP GOING
490 002102 005037 001234 CLR LSTERR ;CLEAR LAST ERROR POINTER
491 002106 012737 000001 001226 MOV #1,TSTNO ;SET UP FOR TEST 1
492 002114 012737 002002 001214 MOV #,START,RETURN ;SET UP FOR POWER FAIL BEFORE
493 ;TESTING STARTS
494 002122 013746 000006 MOV #06,-(SP) ;SAVE CURRENT VECTORS
495 002126 013746 000004 MOV #04,-(SP) ;
496 002132 012737 002166 000004 MOV #06,#04 ;SET UP FOR TIMEOUT
497 002140 012737 177570 001202 MOV #177570,SWR ;SET SWR TO HARD SWR ADDRESS
498 002146 012737 177570 001200 MOV #177570,DISPLAY ;SET DISPLAY TO HARD SWR ADDRESS
499 002154 022777 177777 177020 CMP #=-1,SWR ;REFERENCE HARDWARE SWITCH REGISTER
500 002162 001402 BEQ 68+2 ;IF # =-1 USE SOFT SWR ANYWAY
501 002164 000407 BR 74 ;IF IT EXISTS AND NOT # =-1 USE HARD SWR
502 002166 022626 68: CMP (SP)+,(SP)+ ;ADJUST STACK
503 002170 012737 000176 001202 MOV #SWREG,SWR ;POINTER TO SOFT SWR
504 002176 012737 000174 001200 MOV #DISPREG,DISPLAY ;POINTER TO SOFT DISPLAY REG
505 002204 012637 000004 78: MOV (SP)+,#04 ;RESTORE VECTORS
506 002210 012637 000006 MOV (SP)+,#06 ;
507 002214 105737 001324 TSTB INIFLG ;HAS INITIALIZATION BEEN PERFORMED
508 002220 001006 BNE 208 ;BR IF YES
509 002222 022737 003522 000042 CMP #ENDAD,#042 ;IF ACT=11 AUTOMATIC MODE, DON'T TYPE ID
510 002230 001402 BEQ 208 ;
511 002232 104402 001000 TYPE #TITLE ;TYPE TITLE MESSAGE
512 002236 004737 007606 208: JSR PC,CKSWR ;CHECK FOR SOFT SWR
513 002242 017737 176734 001236 MOV #SWR,STRTSW ;STORE STARTING SWITCHES

514 002250 005737 000042 TST #042 ;IS IT RUNNING IN AUTO MODE?
515 002254 001402 BEQ #6 ;BR IF NO
516 002256 005037 001236 CLR STRTSW ;IF YES, CLEAR SWITCHES
517 002262 012737 000001 001236 BIT #SW00,STRTSW ;IF SW00=1, QUESTIONS ARE ASKED.
518 002270 001012 BNE 178 ;BR IF SW00=1
519 002272 105737 001236 TSTB STRTSW ;BIT7=1??
520 002276 100007 BPL 178 ;BR IF SW07=0
521 002300 005737 001306 TST D#ACTV ;ARE ANY DEVICES SELECTED?
522 002304 001006 BNE 168 ;BR IF YES
523 002306 104402 007154

```

```
524 002312 000000          HALT                ;STOP THE SHOW
525 002314 000776          RR                  ;DISQUALIFY CONTINUE SWITCH
526 002316 004737 010512    178: JSP          PC,AUTO.SIZE ;GO DO THE AUTO SIZF
527 002322 175737 001374    168: LSTB         INIFLG        ;FIRST TIME?
528 002326 001410          BEQ          218         ;BR IF YES
529 002330 105737 001236    TSXB          STRTSW        ;IF USING SAME PARAMETERS DONT TYPE MAP
530 002334 100431          BMI          18
531 002336 012737 000006 001236 BIT          #BIT1|BIT2,STRTSW;IS TEST NO, OR LOCK SELECTED
532 002344 001403          RFQ          248         ;IF NO THEN TYPE STATUS
533 002346 000424          BR          18
534 002350 005137 001374    218: COM          INIFLG        ;SET FLAG
535 002354 104402 006224    248: TYPE          ,XHFAD         ;TYPE HEADER
536 002360 012704 001500    MOV          #DM,MAP,R4     ;SET POINTER
537 002364 010437 001246    58:  MOV          R4,TEMP1     ;SET ADDRESS
538 002370 012437 001250    MOV          (R4)+,TEMP2    ;SET CSR
539 002374 001411          BEQ          18
540 002376 012437 001252    MOV          (R4)+,TEMP3    ;SET STAT1
541 002402 012437 001254    MOV          (R4)+,TEMP4    ;SET STAT2
542 002406 012437 001256    MOV          (R4)+,TEMP5    ;SET STAT3
543 002412 104410          CONVRT         ;TYPE OUT STATUS MAP
544 002414 007454          XSTATQ        ;
545 002416 000762          BR          58
546 002420 012700 001500    18:  MOV          #DM,MAP,R0     ;R0 POINTS TO STATUS TABLE
547
548 ;*****
549 ;*AUTO SIZE TEST
550 ;*THIS TEST VERIFYS THAT THE DMC11S AND/OR KMC11S ARE AT THE CORRECT FLOATING
551 ;*ADDRESSES FOR YOUR SYSTEM. IF THIS TEST FAILS, IT IS NOT A HARDWARE ERROR.
552 ;*CHECK THE ADDRESSES OF ALL FLOATING DEVICES (DJ,DH,DQ,DU,DUP,LK,DMC,DZ,KMC).
553 ;*IF THERE ARE NO OTHER FLOATING DEVICES BEFORE THE DMC11, THE FIRST
554 ;*DMC11 ADDRESS IS 760070, KMC11 IS 760110, NO DEVICE SHOULD EVER BE AT
555 ;*ADDRESS 760000. THIS TEST MAY REQUIRE 2 OR MORE ATTEMPTS TO GET THE
556 ;*RIGHT ADDRESSES. AFTER YOU HAVE CHANGED THE ADDRESS TO WHAT IT TOLD
557 ;*YOU THE FIRST TIME, IT MAY COME BACK AND TELL YOU A DIFFERENT ADDRESS
558 ;*THE NEXT TIME YOU RUN IT. PLEASE HAVE PATIENCE, THE FINAL ADDRESS
559 ;*WILL BE CORRECT (AS LONG AS ALL DEVICES IN FRONT OF THE DMC'S ARE
560 ;*CORRECT).
561 ;*****
562
563 002424 013746 000004          MOV          #4,-(SP)       ;SAVE LOC 4
564 002430 013746 000006          MOV          #6,-(SP)       ;SAVE LOC 6
565 002434 005037 000006          CLR          #6             ;CLEAR VEC+2
566 002440 005037 001252          CLR          TEMP3         ;CLEAR FLAG
567 002444 005005          CLR          R5             ;R5=DMC, R5=-1=KMC
568 002446 011037 001404    AUSTRT: MOV          (R0),DMCSR     ;GET NEXT DMC CSR
569 002452 001564          BEQ          AUDONE        ;BR IF DONE
570 002454 005705          TST          R5            ;DMC OR KMC?
571 002456 001005          BNE          18
572 002460 032760 100000 000002    BIT          #BIT15,2(R0)    ;CHECK FOR DMC CSR
573 002466 001061          BNE          SKIP         ;SKIP IF NOT DMC
574 002470 000404          BR          28
575 002472 032760 100000 000002    18:  BIT          #BIT15,2(R0)    ;CHECK FOR KMC CSR
576 002480 001454          BEQ          SKIP         ;SKIP IF NOT KMC
577 002502 012737 002674 000004    28:  MOV          #NODEV,#4     ;SET UP FOR TIMEOUT
578 002510 005705          TST          R5            ;DMC OR KMC?
579 002512 001005          BNE          38
580
```

```
580 002514 012703 000006          MOV          #6,R3          ;R3 IS COUNT OF DEVICES BEFORE DMC
581 002520 000402          BR          48
582 002522 012703 000010    38:  MOV          #10,R3         ;R3 IS COUNT OF DEVICES BEFORE KMC
583 002526 012702 003010    48:  MOV          #DEVTAB,R2     ;R2 IS DEVICE TABLE POINTER
584 002532 012701 160010          MOV          #160010,R1    ;START WITH ADDRESS 160010
585 002536 005711          FLOAT: TST          (R1)     ;CHECK ADDRESS IN R1
586 002540 111204          MOVB         (R2),R4       ;IF NO TIMEOUT, GET NEXT ADDRESS
587 002542 060401          ADD          R4,R1
588 002544 005201          INC          R1
589 002546 040401          BIC          R4,R1
590 002550 005703          TST          R3
591 002552 001371          BNE          FLOAT        ;ANY MORE DEVICES TO CHECK FOR?
592 002554 012737 002700 000004          MOV          #ERR,#4
593 002556 010137 003022          MOV          R1,XLOC
594 002566 005705          FY:  TST          R5           ;DMC OR KMC?
595 002570 001005          BNE          18
596 002572 032760 100000 000002    BIT          #BIT15,2(R0)    ;CHECK FOR DMC CSR
597 002600 001014          BNE          SKIP         ;SKIP IF NOT DMC
598 002602 000404          BR          28
599 002604 032760 100000 000002    18:  BIT          #BIT15,2(R0)    ;CHECK FOR KMC CSR
600 002612 001407          BEQ          SKIP         ;SKIP IF NOT KMC
601 002614 005711          28:  TST          (R1)           ;CHECK DMC ADDRESS
602 002616 020137 001404          CMP          R1,DMCSR      ;DOES IT MATCH
603 002622 001411          BEQ          OK           ;BR IF YES
604 002624 062701 000010          ADD          #10,R1        ;GET NEXT DMC ADDRESS
605 002630 000756          BR          FY
606 002632 062700 000010          SKIP: ADD          #10,R0    ;SKIP TO NEXT CSR IN TABLE
607 002636 011037 001404          MOV          (R0),DMCSR    ;GET NEXT CSR
608 002642 001470          BEQ          AUDONE       ;BR IF DONE
609 002644 000750          BR          FY
610 002646 062700 000010          OK:  ADD          #10,R0     ;SKIP TO NEXT DMC CSR
611 002652 062737 000010 003022    ADD          #10,XLOC      ;UPDATE EXPECTED DMC/KMC ADDRESS
612 002660 011037 001404          MOV          (R0),DMCSR    ;GET NEXT DMC/KMC CSR
613 002664 001457          BEQ          AUDONE       ;BR IF DONE
614 002666 013701 003022          MOV          XLOC,R1       ;GET EXPECTED DMC/KMC ADDRESS
615 002672 000735          BR          FY
616 002674 122443          NODEV: CMPB         (R2)+,-(R3) ;ON TIMEOUT, INC R2, DEC R3
617 002676 000002          FTI          ;RETURN
618 002700 005737 001252          ERR:  TST          TEMP3     ;CHECK FLAG IF = 0 TYPE HEADER
619 002704 001014          BNE          18
620 002706 104402          TYPE        ;SKIP HEADER
621 002710 007223          CONERRP      ;TYPEOUT HEADER MESSAGE
622 002712 012737 002700 001276          MOV          #ERR,SAVPC    ;CONFIGURATION ERROR!!!!
623 002720 104411          CNVRT        ;SAVE PC FOR TYPEOUT
624 002722 002770          ERRPC       ;TYPE OUT ERROR PC
625 002724 104402          TYPE        ;TYPE REST OF HEADER
626 002726 007277          CNERR
627 002730 012737 177777 001252          MOV          #-1,TEMP3     ;SET FLAG SO IT ONLY GETS TYPE DMC
628 002736 010137 001262    18:  MOV          R1,SAVP1     ;SAVE R1 FOR TYPEOUT
629
630 002742 104410          CONVRT
631 002744 002776          CONTAB
632 002746 005705          TST          R5
633 002750 001005          BNE          38
634 002752 104402          TYPE
635 002754 007320          DMC
636 002756 000402          BR          48
637
```

```

636 002760 104402          38:  TYPE
637 002762 007330          KMC4
638 002764 022626          48:  CMP      (SP)+,(SP)+  ;ADJUST STACK
639 002766 000727          RP      OK              ;BR TO GET OUT
640 002770 000001          ERRPC: 1
641 002772          006      002      .BYTE      6,2
642 002774 001276          SAVPC
643 002776 000002          CONTAB: 2
644 003000          006      004      .BYTE      6,4
645 003002 003022          XLOC
646 003004          006      002      .BYTE      6,2
647 003006 001404          DMCSR
648 003010          007      DEVTAB: .BYTE      7          ;DJ
649 003011          017      .BYTE      17         ;DH
650 003012          007      .BYTE      7          ;DQ
651 003013          007      .BYTE      7          ;DU
652 003014          007      .BYTE      7          ;DUP
653 003015          007      .BYTE      7          ;LK
654 003016          007      .BYTE      7          ;DMC
655 003017          007      .BYTE      7          ;DZ
656 003020          007      .BYTE      7          ;KMC
657          003022          .EVEN
658 003022 000000          XLOC: 0
659 003024 005705          ANDONE: TST      R5          ;DMC?
660 003026 001005          BNE      18              ;BR IF KMC AND ALL DONE
661 003030 012705 177777          MOV      #-1,R5         ;SET R5 TO -1 (KMC)
662 003034 012700 001500          MOV      #DM,MAP,R0     ;RESET R0 TO START OF TABLE
663 003040 000602          BR      AUSTRT          ;GO DO KMC'S
664 003042 012637 000006          MOV      (SP)+,R#6      ;RESTORE LOC 6
665 003046 012637 000004          MOV      (SP)+,R#4      ;RESTORE LOC 4
666 003052 032737 000010 001236          BIT      #SW03,STRTSW   ;SELECT SPECIFIC DEVICES??
667 003060 001422          BEQ      38              ;BR IF NO.
668 003062 104402 006144          TYPE     MNEW          ;TYPE THE MESSAGE.
669 003066 005000          CLR      R0              ;ZERO DATA LIGHTS.
670 003070 000000          HALT
671 003072 027737 176104 001312          CMP      #SWR,SAVACT    ;IS THE NUMBER VALID?
672 003100 101404          BLOS    28              ;BR IF NUMBER IS OK.
673 003102 104402 006005          TYPE     ,MERRJ        ;TELL USER OF INVALID NUMBER.
674 003106 000000          HALT
675 003110 000776          BR      #-2              ;STOP EVERY THING.
676 003112 017737 176064 001306          MOV      #SWR,DMACTV    ;RESTART THE PROGRAM AGAIN.
677 003120 013700 001306          MOV      DMACTV,R0      ;GET NEW DEVICE PATTERN
678 003124 000000          HALT
679 003126 012700 000300          MOV      #300,R0        ;SHOW THE USER WHAT HE SELECTED.
680 003132 012701 000302          MOV      #302,R1        ;CONTINUE DYNAMIC SWITCHES.
681 003136 010120          MOV      R1,(R0)+        ;PREPARE TO CLEAR THE FLOATING
682 003140 005021          CLR      (R1)+          ;VECTOR AREA. 300=776
683 003142 022021          CMP      (R0)+,(R1)+    ;START PUTTING "PC+2 - HALT"
684 003144 022700 001000          CMP      #1000,R0       ;IN VECTOR AREA.
685 003150 001372          BNE      48              ;POP POINTERS
686          ;ALL DONE??
687          ;BR IF NO.
688
689          ;TEST START AND RESTART
690          ;-----
691 003152 012706 001200          .BEGIN: MOV      #STACK,SP ;SET UP STACK
        MOV      #*6,-(SP)    ;SAVE LOC 6
  
```

```

692 003162 013746 000004          MOV      #*4,-(SP)      ;SAVE LOC 4
693 003166 005000          CLR      R0              ;START AT 0
694 003170 012737 003234 000004          MOV      #28,*#4        ;SET UP FOR TIME OUT
695 003176 005037 000006          CLR      #*6            ;TO AUTOSIZE MEMORY
696 003202 005720          68:  TST      (R0)+          ;CHECK ADDRESS IN R0
697 003204 022700 157776          CMP      #157776,R0     ;IS IT AT LEAST 28K
698 003210 001374          BNE      68              ;BR IF NO
699 003212 162700 007776          SUB      #7776,R0       ;SAVE 2K FOR MONITORS
700 003216 010037 001304          MOV      R0,MEMLIM      ;STORE MEMORY LIMIT
701 003222 012637 000004          MOV      (SP)+,R#4      ;RESTORE LOC 4
702 003226 012637 000006          MOV      (SP)+,R#6      ;RESTORE LOC 6
703 003232 000413          BR      108             ;CONTINUE
704 003234 022626          28:  CMP      (SP)+,(SP)+    ;ADJUST STACK
705 003236 162700 000004          SUB      #4,R0           ;GET LAST GOOD ADDRESS
706 003242 162700 007776          SUB      #7776,R0       ;SAVE 2K FOR MONITORS
707 003246 022700 030000          CMP      #30000,R0      ;IS IT 8K?
708 003252 001361          BNE      78              ;BR IF NO
709 003254 012700 037400          MOV      #37400,R0      ;IF 8K DON'T SAVE 2K
710 003260 000756          BR      78              ;
711 003262 012737 000340 177776          108: MOV      #340,R5       ;LOCK OUT INTERRUPTS
712 003270 032737 000004 001236          BIT      #BIT2,STRTSW   ;CHECK FOR LOCK ON TEST
713 003276 001411          REQ      18              ;BR IF NO LOCK DESIRED.
714 003300 104402 006043          TYPE     ,MLOCK        ;TYPE LOCK SELECTED.
715 003304 012737 000240 003612          MOV      #NOP,TTST      ;ADJUST SCOPE ROUTINE.
716 003312 012737 000240 003614          MOV      #NOP,TTST+2    ;SET UP TO LOCK
717 003320 000406          BR      38              ;CONTINUE ALONG.
718 003322 013737 003730 003612          18:  MOV      BRW,TTST      ;PREPARE NORMAL SCOPE ROUTINE
719 003330 013737 003732 003614          MOV      BRX,TTST+2     ;LOCK NOT SELECTED, SET UP FOR NORMAL SCOPE LOOP
720 003336 012737 010060 001214          38:  MOV      #CYCLE,RETURN  ;START AT "CYCLE" FIND WHICH DEVICE TO TEST
721 003344 032737 000002 001236          48:  BIT      #SW01,STRTSW   ;IS TEST NO. SELECTED?
722 003352 001002          BNE      58              ;BR IF YES
723 003354 104402 005755          TYPE     ,MR            ;TYPE R
724 003360 000177 175630          58:  JMP      @RETURN        ;START TESTING
  
```

```

725 ;END OF PASS
726 ;TYPE NAME OF TEST
727 ;UPDATE PASS COUNT
728 ;CHECK FOR EXIT TO ACT=11
729 ;RESTART TEST
730
731 003364 000005 .FOP: RESET ;MAKE THE WORLD CLEAN AGAIN,
732 003366 005037 001234 CUR LSTERR ;CLEAR LAST ERROR PC
733 003372 105037 001325 CLR ERRFLG ;CLEAR ERROR FLAG
734 003376 005237 001230 INC PASCNT ;UPDATE PASS COUNT
735 003402 013777 001230 175570 MOV PASCNT,#DISPLAY ;DISPLAY PASS COUNT
736 003410 104402 005733 TYPE ,NEPASS ;TYPE END PASS
737 003414 104402 006072 TYPE ,MCSRX ;TYPE CSR
738 003420 104411 003546 CNVRT ,XCSR ;SHOW IT
739 003424 104402 006100 TYPE ,MVECX ;TYPE VECTOR
740 003430 104411 003554 CNVRT ,XVEC ;SHOW IT
741 003434 104402 006106 TYPE ,MPASSX ;TYPE PASSES
742 003440 104411 003567 CNVRT ,XPASS ;SHOW IT
743 003444 104402 006117 TYPE ,MERRX ;TYPE ERRORS
744 003450 104411 003570 CNVRT ,XERR ;SHOW IT
745 003454 013700 001322 MOV MILK,RO ;GET POINTER TO PASS COUNT
746 003460 013720 001230 MOV PASCNT,(RO)+ ;STORE PASS COUNT FOR THIS DMC11
747 003464 013720 001232 MOV ERRCNT,(RO)+ ;STORE ERROR COUNT FOR THIS DMC11
748 003470 005337 001314 DEC SAVNUM ;ARE ALL DEVICES TESTED?
749 003474 001017 BNE RESTR ;BR IF NO.
750 003476 112737 000377 001327 MOVB #377,QV,FLG ;SET THE QUICK VERIFY FLAG.
751 003504 013737 001310 001314 MOV DMNUM,SAVNUM ;RESTORE THE COUNT
752 003512 013701 000042 MOV #42,R1 ;CHECK FOR ACT=11 OR DDP
753 003516 001406 BEQ RESTR ;IF NOT, CONTINUE TESTING
754 003520 000005 RESET ;STOP THE SHOW=CLEAR THE WORLD
755 003522
756 003522 004711 .ENDAD: JSR PC,(R1)
757 003524 000240 NOP
758 003526 000240 NOP
759 003530 000240 NOP
760 003532 000240 NOP
761 003534 012737 010060 001214 RESTR: MOV #CYCLE,RETURN
762 003542 000137 010060 JMP CYCLE
763 003546 000001 XCSR: 1
764 003550 006 002 ,BYTE 6,2
765 003552 001404 DMCSR
766 003554 000001 XVEC: 1
767 003556 004 002 ,BYTE 4,2
768 003560 001374 DMRVEC
769 003562 000001 XPASS: 1
770 003564 006 002 ,BYTE 6,2
771 003566 001230 PASCNT
772 003570 000001 XERR: 1
773 003572 006 002 ,BYTE 6,2
774 003574 001232 ERRCNT
775
776 ;SCOPE LOOP AND INTERATION HANDLER
777 ;-----
778
779 003576 004737 007606 .SCOPE: JSR PC,CKSWR ;CHECK FOR SOFT SWR
780 003602 010016 MOV RO,(SP) ;SAVE RO ON THE STACK

```

```

781 003604 032777 040000 175370 BIT #BIT14,#SWR ;"LOOP ON THIS TEST"?
782 003612 001407 BEQ ;BR IF NO. (IF LOCK SW01=1) THIS LOC =240)
783 003614 000437 BR 38 ;GOTO 38 (IF LOCK SW01=1) THIS LOC =240)
784 003616 005737 003734 TST DONE ;WAS TKCSR DONE SET?
785 003622 001434 BEQ 38 ;BR IF NO (LOCKED ON TEST)
786 003624 005037 003734 CLR DONE ;YES, CLEAR FLAG
787 003630 000415 BR 28 ;GO TO NEXT TEST
788 003632 032777 004000 175342 18: BIT #SW11,#SWR ;DELETE ITERATION? (QUICK PASS)
789 003640 001011 BNE ;BR IF YES
790 003642 105737 001327 TSTB QV,FLG ;HAVE PASSES BECOMPLETED?
791 003646 001406 BEQ 28 ;BR IF QUICK PASS.
792 003650 005237 001224 INC LPCNT ;UPDATE ITERATION COUNTER
793 003654 023737 001224 001222 CMP LPCNT,ICOUNT ;ARE ALL ITERATIONS DONE??
794 003662 101414 BLOS 38 ;BR IF NOT YET
795 003664 105037 001325 CLR ERRFLG ;PREPARE FOR NEW TEST
796 003670 005037 001224 CLR LPCNT ;START ICOUNTER AT 0
797 003674 005037 001220 CLR LOCK
798 003700 012737 000020 001222 MOV #20,ICOUNT ;RESET ITERATIONS
799 003706 013737 001216 001214 MOV NEXT,RETURN ;GET NEXT TEST
800 003714 011600 MOV (SP),RO ;POP RO OFF OF THE STACK
801 003716 022626 POP28P ;FAKE AN "RTI"
802 003720 013701 001404 MOV DMCSR,R1 ;R1 CONTAINS BASE DMC ADDRESS
803 003724 000177 175264 JMP @RETURN ;GO DO THE TEST
804 003730 001407 BRN: 1407
805 003732 000437 BRX: 437
806 003734 000000 DONE: 0
807
808 ;CHECK FOR FREEZE ON CURRENT DATA
809 ;-----
810
811 003736 004737 007606 .SCOPE1: JSR PC,CKSWR ;CHECK FOR SOFT SWR
812 003742 032777 001000 175232 BIT #SW09,#SWR ;IS SW09=1(SET)?
813 003750 001405 BEQ ;BR IF NOT SET.
814 003752 005737 001220 TST LOCK
815 003756 001402 BEQ 18
816 003760 013716 001220 MOV LOCK,(SP) ;GOTO THE ADDRESS IN LOCK,
817 003764 000002 18: RTI ;GO BACK.
818
819 ;TELETYPE OUTPUT ROUTINE
820 ;-----
821
822 003766 010546 .TYPE: MOV R5,-(SP) ;SAVE R5 ON THE STACK,
823 003770 017605 000002 MOV @2(SP),R5 ;GET ADDRESS OF MESSAGE,
824 003774 062766 000002 000002 ADD #2,2(SP) ;POP OVER ADDRESS,
825 004002 005737 010016 48: TST SWFLG ;SOFT SWR MESSAGE?
826 004006 001004 BNE 18 ;IF YES TYPE IT OUT REGARDLESS OF SW12
827 004010 032777 010000 175164 BIT #SW12,#SWR ;INHIBIT ALL PRINT OUT??
828 004016 001012 BNE ;BR IF NO PRINT OUT WANTED (SW12=1)
829 004020 105715 18: TSTB (R5) ;IS NUMBER MINUS? (M88=1(BIT7))
830 004022 100002 BPL 28 ;BR IF NUMBER IS PLUS
831 004024 104402 005672 TYPE ,MCRLF ;TYPE A CR/FFI
832 004030 105777 175154 28: TSTR @TPCSR ;TTY READY?
833 004034 100375 BPL 28 ;BR IF NO.
834 004036 112577 175150 MOV #R5+,@TPDBR ;PRINT CURRENT CHAR.
835 004042 001357 BNE 48 ;IF NOT ZERO KEEP PRINTING!
836 004044 012605 38: MOV (SP)+,R5 ;END OF OUTPUT, RESTORE R5

```

```

837 004046 000002          RTI          ;GO HOME
838
839
840 004050 010346          .INSTR: MOV      R3,=(SP)          ;SAVE R3 ON STACK
841 004052 010446          MOV      R4,=(SP)          ;SAVE R4 ON STACK
842 004054 017637 000004 004072  MOV      R4(SP),.MSG
843 004056 062766 000002 000004  ADD      #2,4(SP)
844 004070 104402          .INST1: TYPE
845 004072 000000          .MSG: 0
846 004074 012704          MOV      #INBUF,R4
847 004100 012703 000007          MOV      #7,R3
848 004104 105777 175074 18:  TSTB   #TKCSR
849 004110 100375          BPL     18
850 004112 117714 175070          MOVB   #TKDBR,(R4)
851 004116 142714 000200          BICB   #200,(R4)
852 004122 122427 000015          CMPB   (R4)+,#15
853 004126 001417          BEQ    INSTR2
854 004130 105777 175054 28:  TSTB   #TPCSR
855 004134 100375          BPL     28
856 004136 017777 175044 175046  MOV      #TKDBR,#TPDBR
857 004144 005303          DEC     R3
858 004146 001356          BNE     18
859 004150 012604          MOV      (SP)+,R4
860 004152 012603          MOV      (SP)+,R3
861 004154 104402 005666          .INSTE: TYPE
862 004160 010346          MOV      R3,=(SP)
863 004162 010446          MOV      R4,=(SP)
864 004164 000741          BR      .INST1
865 004166 012604          INSTR2: MOV      (SP)+,R4          ;RESTORE R4
866 004170 012603          MOV      (SP)+,R3          ;RESTORE R3
867 004172 000002          RTI
868
869          ;CONVERT ASCII STRING TO OCTAL
870          ;-----
871
872 004174 010546          .PARAM: MOV      R5,=(SP)
873 004176 010446          MOV      R4,=(SP)
874 004200 016605 000004          MOV      4(SP),R5
875 004204 012537 004364          MOV      (R5)+,LOLIM
876 004210 012537 004366          MOV      (R5)+,HILIM
877 004214 012537 004370          MOV      (R5)+,DEVADR
878 004220 112537 004372          MOVB   (R5)+,LOBITS
879 004224 112537 004373          MOVB   (R5)+,ADRCNT
880 004230 010566 000004          MOV      R5,4(SP)
881 004234 005005          PARAM1: CLR     R5
882 004236 012704 007502          MOV      #INBUF,R4
883 004242 122714 000015          CMPB   #15,(R4)
884 004246 001420          BEQ    PARERR
885 004250 121427 000060 18:  CMPB   (R4),#60
886 004254 002415          BLT    PARERR
887 004256 121427 000067          CMPB   (R4),#67
888 004262 003012          BGT    PARERR
889 004264 142714 000060          BICB   #60,(R4)
890 004270 152405          BICB   (R4)+,R5
891 004272 122714 000015          CMPB   #15,(R4)
892 004276 001406          BEQ    LIMITS

```

```

893 004300 006305          ASL     R5
894 004302 006305          ASL     R5
895 004304 006305          ASL     R5
896 004306 000760          BR      18
897 004310 104404          PARERR: INSTER
898 004312 000750          BR      PARAM1
899
900          ;TEST TO SEE IF NUMBER IS WITHIN LIMITS
901          ;-----
902
903 004314 020537 004366          LIMITS: CMP     R5,HILIM
904 004320 101373          BHI    PARERR
905 004322 020537 004364          CMP     R5,LOLIM
906 004326 103770          BLO    PARERR
907 004330 133705 004372          BITB   LOBITS,R5
908 004334 001365          BNE    PARERR
909
910          ;STORE NUMBER AT SPECIFIED ADDRESS
911
912 004336 013704 004370          MOV     DEVADR,R4
913 004342 010524 18:  MOV     R5,(R4)+
914 004344 062705 000002          ADD     #2,R5
915 004350 105337 004373          DECB   ADRCNT
916 004354 001372          BNE     18
917 004356 012604          MOV     (SP)+,R4
918 004360 012605          MOV     (SP)+,R5
919 004362 000002          RTI
920 004364 000000          LOLIM: 0
921 004366 000000          HILIM: 0
922 004370 000000          DEVADR: 0
923 004372 000000          LOBITS: 0
924 004374 004373          ADRCNT=LOBITS+1
925
926          ;SAVE PC OF TEST THAT FAILED AND R0-R5
927          ;-----
928
929 004374 016637 000004 001276  .SAV05: MOV      4(SP),SAVPC          ;SAVE R7 (PC)
930
931          ;SAVE R0-R5
932
933 004402 010537 001272  SV05: MOV      R5,SAVR5          ;SAVE R5
934 004406 010437 001270          MOV      R4,SAVR4          ;SAVE R4
935 004412 010337 001266          MOV      R3,SAVR3          ;SAVE R3
936 004416 010237 001264          MOV      R2,SAVR2          ;SAVE R2
937 004422 010137 001262          MOV      R1,SAVR1          ;SAVE R1
938 004426 010037 001260          MOV      R0,SAVR0          ;SAVE R0
939
940          RTI          ;LEAVE.
941
942          ;RESTORE R0-R5
943
944 004434 013700 001260  .RES05: MOV      SAVR0,R0          ;RESTORE R0
945 004440 013701 001262          MOV      SAVR1,R1          ;RESTORE R1
946 004444 013702 001264          MOV      SAVR2,R2          ;RESTORE R2
947 004450 013703 001266          MOV      SAVR3,R3          ;RESTORE R3

```

```

949 004464 000002 RTI ;LEAVE
950 ;CONVERT OCTAL NUMBER TO ASCII AND OUTPUT TO TELEPRINTER
951 ;-----
952 ;-----
953
954 004466 104402 005672 .CONVR: TYPE ,MCRLF
955 004472 010046 .CNVRT: MOV R0,=(SP)
956 004474 010146 MOV R1,=(SP)
957 004476 010346 MOV R3,=(SP)
958 004500 010446 MOV R4,=(SP)
959 004502 010546 MOV R5,=(SP)
960 004504 017601 000012 MOV #12(SP),R1
961 004510 062766 000002 ADD #2,12(SP)
962 004516 012137 004710 MOV (R1)+,WRDCNT
963 004522 112137 004712 10: MOV R1)+,CHRCNT
964 004526 112137 004713 MOV R1)+,SPACNT
965 004532 013137 004714 MOV #R1)+,BINWRD
966 004536 122737 000003 004712 CMDB #3,CHRCNT
967 004544 001003 BNE 24
968 004546 042737 177400 004714 BIC #177400,BINWRD
969 004554 013704 004714 20: MOV BINWRD,R4
970 004560 113705 004712 MOVB CHRCNT,R5
971 004564 012700 001416 MOV #TEMP,R0
972 004570 010403 30: MOV R4,R3
973 004572 042703 177770 BIC #177770,R3
974 004576 062703 000060 ADD #060,R3
975 004602 110320 MOVB R3,(R0)+
976 004604 000241 CLC
977 004606 006004 ROR R4
978 004610 000241 CLC
979 004612 006004 ROR R4
980 004614 000241 CLC
981 004616 006004 ROR R4
982 004620 005305 DEC R5
983 004622 001362 BNE 38
984 004624 012703 007544 MOV #MDATA,R3
985 004630 114023 40: MOVB -(R0),(R3)+
986 004632 105337 004712 DECB CHRCNT
987 004636 001374 BNE 46
988 004640 105737 004713 TSTB SPACNT
989 004644 001405 BFO 68
990 004646 112723 50: MOVB #040,(R3)+
991 004652 105337 004713 DECB SPACNT
992 004656 001373 BNE 58
993 004660 105013 60: CLRB (R3)
994 004662 104402 007544 TYPE ,MDATA
995 004666 005337 004710 DEC WRDCNT
996 004672 001313 BNE 18
997 004674 012605 MOV (SP)+,R5
998 004676 012604 MOV (SP)+,R4
999 004700 012603 MOV (SP)+,R3
1000 004702 012601 MOV (SP)+,R1
1001 004704 012600 MOV (SP)+,R0
1002 004706 000002 RTI
1003 004710 000000 WRDCNT: 0
1004 004712 000000 CHRCNT: 0

```

```

1005 004713 SPACNT=CHRCNT+1
1006 004714 000000 BINWRD: 0
1007
1008
1009 ;TRAP DISPATCH SERVICE
1010 ;ARGUMENT OF TRAP IS EXTRACTED
1011 ;AND USED AS OFFSET TO OBTAIN POINTER
1012 ;TO SELECTED SUBROUTINE
1013
1014 004716 011646 .TRPSP: MOV (SP),=(SP) ;GET PC OF RETURN
1015 004720 162716 SUB #2,(SP) ;#PC OF TRAP
1016 004724 017616 MOV #0(SP),(SP) ;GET TRP
1017 004730 006316 TRPK: ASL (SP) ;MULTIPLY TRAP ARG BY 2
1018 004732 042716 BIC #177001,(SP) ;CLEAR UNWANTED BITS
1019 004736 062716 ADD #.TRPTAB,(SP) ;POINTER TO SUBROUTINE ADDRESS
1020 004740 017616 MOV #0(SP),(SP) ;SUBROUTINE ADDRESS
1021 004746 000136 JMP #0(SP)+ ;GO TO SUBROUTINE
1022
1023 ;ERROR HANDLER
1024 ;-----
1025
1026 004750 004737 007606 .HLT: JSR PC,CKSWR ;CHECK FOR SOFT SWR
1027 004754 032777 010000 174220 BIT #SW12,#SWR ;BELL ON ERROR?
1028 004762 001406 BEQ XBX ;BR IF NO BELL
1029 004764 105777 174220 TSTB #TPCSR ;TTY READY.
1030 004770 100003 BPL XBX ;DON'T WAIT IF TTY NOT READY.
1031 004772 112777 000207 174212 MOV R#207,#TPDBR ;PUSH A BELL AT THE TTY.
1032 005000 032777 020000 174174 XBX: BIT #SW13,#SWR ;DELETE ERROR PRINT OUT?
1033 005006 001105 BNE HALTS ;BR IF NO PRINT OUT WANTED.
1034 005010 021637 001234 CMP (SP),LSTERR ;WAS THIS ERROR FOUND LAST TIME?
1035 005014 001404 BEQ 18 ;BR IF YES
1036 005016 011637 MOV (SP),LSTERR ;RECORD BEING HERE
1037 005022 105337 001325 CLRB EPRFLG ;PREPARE HEADER
1038 005026 104406 10: SAVOS ;SAVE ALL PROC REGISTERS
1039 005030 011605 MOV (SP),R5 ;GET THE PC OF ERROR
1040 005032 162705 000002 SUB #2,R5 ;GET ADDRESS OF TRAP CALL
1041 005036 011504 MOV (R5),R4 ;GET HLT INSTRUCTION
1042 005040 006304 ASL R4 ;MULT BY TWO
1043 005042 061504 ADD (R5),R4 ;DOUBLE IT
1044 005044 006304 ASL R4 ;MULT AGAIN
1045 005046 042704 177001 BIC #177001,R4 ;CLEAR JUNK
1046 005052 062704 035372 ADD #,ERRTAB,R4 ;GET POINTER
1047 005056 012437 005172 MOV (R4)+,EPRMSG ;GET ERROR MESSAGE
1048 005062 012437 005204 MOV (R4)+,DATAHD ;GET DATA HEADREF
1049 005066 011437 005216 MOV (R4),DATABP ;GET DATA TABLE
1050 005072 105737 001325 TSTR ERRFLG ;TYPE HEADREF
1051 005076 001403 BFO TYPMSG ;PR IF YES
1052 005100 005737 005216 TST DATABP ;DOES DATA TABLE EXIST?
1053 005104 001040 BNE TYPTRP ;BR IF YES.
1054 005106 104402 005672 TYPMSG: TYPE ,MCRLF
1055 005112 104402 005672 TYPE ,MCRLF
1056 005116 005737 001220 TST LOCK
1057 005122 001402 BFO 18
1058 005124 104402 006142 TYPE ,MASTEK
1059 005130 104402 006130 TYPE ,WTSTN
1060 005134 104411 005130 CNVRT ,WTSTN ;SHOW IT

```

```

1061 005140 104402 006217 TYPE ,MERRPC ;TYPE PC,
1062 005144 104411 005322 CNVRT ,ERTAB0 ;SHOW IT
1063 005150 104402 005672 TYPE ,MCRLF ;GIVE A CR/LF
1064 005154 112737 177777 001325 MOVB #=1,ERRPFLG ;NO MORE HEADER UNLESS NO DATA TABLE.
1065 005162 005737 005172 TEST ERRMSG ;IS THERE AN ERROR MESSAGE?
1066 005166 001402 BEQ WRKO,PM ;BR IF NO.
1067 005170 104402 TYPE ;TYPE
1068 005172 000000 ERRMSG: 0 ; ERROR MESSAGE
1069 005174 WRKO,PM ;
1070 005174 005737 005204 TST DATAHD ;DATA HEADER?
1071 005200 001402 BEQ TYPDAT ;BR IF NO
1072 005202 104402 TYPE ;TYPE
1073 005204 000000 DATAHD: 0 ; DATA HEADER
1074 005206 005737 005216 TYPDAT: TST DATABP ;DATA TABLE?
1075 005212 001402 BEQ RESREG ;BR IF NO.
1076 005214 104410 CONVRT ;SHOW
1077 005216 000000 DATABP: 0 ; DATA TABLE
1078 005220 104407 RESREG: RES05 ;RESTORE PROC REGISTERS
1079 005222 022737 003522 000042 HALTS: CMP ##ENDAD,##42 ;IF ACT=11 AUTOMATIC MODE, HALTI!
1080 005230 001403 BEQ 16
1081 005232 005777 173744 TST #SWR ;HALT ON ERROR?
1082 005236 100005 BPL EXITER ;BR IF NO HALT ON ERROR
1083 005240 010046 18: PUSHR0 ;SAVE R0
1084 005242 016600 MOV 2(SP),R0 ;SHOW ERROR PC IN DATA LIGHTS
1085 005246 000000 HALT ;HALT
1086 005250 012600 POPRO ;GET R0
1087 005252 005237 001232 EXITER: INC ERRCNT ;UPDATE ERROR COUNT
1088 005256 032777 000400 173716 BIT #SW06,#SWR ;GOTO TOP OF TEST?
1089 005264 001007 BNE 16 ;BR IF YES
1090 005266 032777 002000 173706 BIT #SW10,#SWR ;GOTO NEXT TEST?
1091 005274 001411 BEQ 28 ;BR IF NO
1092 005276 013737 001216 001214 18: MOV NEXT,RETURN ;SET FOR NEXT TEST
1093 005304 012706 001200 MOV #STACK,SP ;RESET SP
1094 005310 013701 001404 MOV DMCSR,R1 ;SET UP R1
1095 005314 000177 173674 JMP #RETURN ;GOTO SPECIFIED TEST
1096 005320 000002 28: RTI ;RETURN
1097 005322 000001 ERTAB0: 1
1098 005324 006 002 ,BYTE 6,2
1099 005326 001276 SAVPC
1100 005330 000001 XTSTN: 1
1101 005332 003 002 ,BYTE 3,2
1102 005334 001226 TSTNG
;ENTER HERE ON POWER FAILURE
;-----
1103
1104
1105
1106
1107 005336 .PFAIL:
1108 005336 012737 005350 000024 MOV #RESTART,24 ;SET UP FOR POWER UP TRAP
1109 005344 000000 HALT ;HALT ON POWER DOWN NORMAL
1110 005346 000777 BR .
1111
1112 ;PROCESSOR WILL TRAP HERE WHEN POWER IS RESTORED
1113
1114 005350 RESTART:
1115 005350 012737 005336 000024 MOV #.PFAIL,24 ;SET UP FOR POWER FAILURE
1116 005356 012706 001200 MOV #STACK,SP ;RESET THE STACK POINTER

```

```

1117 005362 013701 001404 MOV DMCSR,R1 ;RESTORE R1
1118 005366 005037 001416 CLR TEMP ;READY FOR TIMER
1119 005372 005237 001416 INC TEMP ;PLUS ONE TO THE TIMER!
1120 005376 001375 BNE =4 ;BR IF MORE TO GO
1121 005400 104402 005675 TYPE ,MPFAIL ;TYPE THE MESSAGE
1122 005404 104411 005430 CNVRT ,PFTAB ;TELL WHAT TEST TO RETURN TO.
1123 005410 105037 001325 CLR ERRPFLG ;START CLEAN
1124 005414 005037 001234 CLR LSTERR ;*****
1125 005420 005011 CLR (R1) ;CLEAR MAINT BITS
1126 005422 104412 MSTCLR ;START CLEAN UP OF DEVICE
1127 005424 000177 173564 JMP #RETURN ;START DOING THAT TEST AGAIN.
1128 005430 000001 PFTAB: 1
1129 005432 003 002 ,BYTE 3,2
1130 005434 001226 TSTNO
1131
1132 005436 .DELAY:
1133 005436 012777 000020 173746 MOV #20,DMPO4
1134 005444 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
1135 005446 121111 121111 ;POKE CLOCK DELAY BIT
1136 005450 18:
1137 005450 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
1138 005452 121224 121224 ;PORT4_IBUS=11
1139 005454 032777 000020 173730 BIT #BIT4,DMPO4 ;IS CLOCK BIT SET?
1140 005462 001772 BEQ 18 ;BR IF NO
1141 005464 000002 RTI
1142
1143 005466 .MSTCLR:
1144 005466 152777 000100 173712 BISS #BIT6,DMCSRH ;SET MASTER CLEAR
1145 005474 142777 000300 173704 BICB #BIT6|BIT7,DMCSRH ;CLEAR MASTER CLEAR AND RUN
1146 005502 000002 RTI ;RETURN
1147
1148 005504 .ROMCLK:
1149 005504 152777 000002 173674 BISS #BIT1,DMCSRH ;SET ROMI
1150 005512 013677 173676 MOV #0(SP)+,DMPO6 ;LOAD INSTRUCTION IN SEL6
1151 005516 062746 000002 ADD #2,-(SP) ;ADJUST STACK
1152 005522 032777 000109 173452 BIT #SW06,#SWR ;HALT IF SW06 =1
1153 005530 001401 BEQ 18 ;BR IF SW06 =0
1154 005532 000000 HALT ;HALT BEFORE CLOCKING INSTRUCTION
1155 005534 152777 000003 173644 18: BISR #BIT1|BIT0,DMCSRH ;CLOCK INSTRUCTION
1156 005542 142777 000007 173636 BICB #BIT2|BIT1|BIT0,DMCSRH ;CLEAR ROM0, ROM1, STEP
1157 005550 000002 RTI
1158
1159 005552 .DATACLK:
1160 005552 013637 001416 MOV #0(SP)+,TEMP ;PUT TICK COUNT IN TEMP
1161 005556 062746 000002 ADD #2,-(SP) ;ADJUST STACK
1162 005562 152777 000020 173616 18: BISS #BIT4,DMCSRH ;SET STEP LU
1163
1164 005570 027777 173610 173606 CMP #DMCSR,DMCSR ;WASTE TIME
1165 005576 142777 000020 173602 BICB #BIT4,DMCSRH ;CLEAR STEP LU
1166 005604 005337 001416 DEC TEMP ;DEC TICK COUNT
1167
1168 005610 001364 BNE 18 ;BR IF NOT DONE
1169 005612 000002 RTI ;RETURN
1170 005614 000001 38: ,BLKW 1
1171
1172 005616 .TIMER:
1173 005616 013637 001416 MOV #0(SP)+,TEMP ;MOVE COUNT TO TEMP

```



```

1173 005626          18:
1174 005626 104414          ROMCLK          ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
1175 005630 021364          021364          ;PORT4_IBUS* RFG11
1176 005632 032777 000002 173552 BIT          #2,0DMP04 ;IS PGM CLOCK BIT CLEAR?
1177 005640 001772          BEQ          18 ;RR IF YES
1178 005642          28:
1179 005642 104414          ROMCLK          ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
1180 005644 021364          021364          ;PORT4_IBUS* REG11
1181 005646 032777 000002 173536 BIT          #2,0DMP04 ;IS PGM CLOCK BIT SET?
1182 005654 001372          BNE          28 ;RR IF YES
1183 005656 005337 001416          DEC          TEMP ;DEC COUNT
1184 005662 001361          BNE          18 ;RR IF NOT DONE
1185 005664 000002          RTI          ;RETURN
1186
1187 005666 020040 000077          MON:          .ASCIZ / ?/
(2) 005672 005015 000          MCRLF:        .ASCIZ <15><12>
(2) 005675 377 053820 020122          MFAIL:        .ASCIZ <377>/PWR FAILED, RESTART AT TEST /
(2) 005733 377 047105 020104          MFPASS:       .ASCIZ <377>/END PASS DZDMF /
(2) 005755 377 000122          MR:          .ASCIZ <377>/R/
(2) 005760 047377 020117 042504          MERR2:        .ASCIZ <377>/NO DEVICES PRESENT,/
(2) 006005 377 047111 052523          MERR3:        .ASCIZ <377>/INSUFFICIENT DATA/
(2) 006031 377 042524 052123          MTSTPC:       .ASCIZ <377>/TEST PC=/
(2) 006043 377 047514 045503          MLOCK:        .ASCIZ <377>/LOCK ON SELECTED TEST/
(2) 006072 051503 035122 000040          MCSRX:        .ASCIZ /CSR/
(2) 006100 042526 035103 000040          MVECX:        .ASCIZ /VEC/
(2) 006106 040520 051523 051505          MPASSX:       .ASCIZ /PASSES/
(2) 006117 105 051122 051117          MERRX:        .ASCIZ /ERRORS/
(2) 006130 042524 052123 047040          MTSTN:        .ASCIZ /TEST NO:/
(2) 006142 000052          MASTEK:       .ASCIZ /*/
(2) 006144 051777 052105 051440          MNEW:         .ASCIZ <377>/SET SWITCH REG TO DMC11'S DESIRED ACTIVE,/
(2) 006217 120 035103 000040          MERRPC:       .ASCIZ /PC/
(2) 006224 020212 020040 020040          XHEAD:        .ASCII <212>/          MAP OF DMC11 STATUS/
(2) 006263 377 020040 020040          .ASCII <377>/          -----/
(2) 006322 020212 050040 020103          .ASCII <212>/ PC          CSR          STAT1          STAT2          STAT3/
(2) 006374 026777 026455 026455          .ASCIZ <377>/-----/
(2) 006450 044377 053517 046440          NUM:          .ASCIZ <377>/HOW MANY DMC11'S TO BE TESTED?/
(2) 006510 041777 051123 040440          CSR:          .ASCIZ <377>/CSR ADDRESS?/
(2) 006526 053377 041505 047524          VEC:          .ASCIZ <377>/VECTOR ADDRESS?/
(2) 006547 377 051102 050040          PRI0:         .ASCIZ <377>/BR PRIORITY LEVEL? (4,5,6,7)?/
(2) 006606 044777 020106 046504          CRAM:         .ASCIZ <377>/IF DMC HAS CRAM (M8204) TYPE "Y", IF CROM (M8200) TYPE "N"
(2) 006704 053777 044510 044103          MODU:         .ASCIZ <377>/WHICH LINE UNIT? IF NONE TYPE "N", IF M8201 TYPE "1", IF M
(2) 007016 051777 044527 041524          LINE:        .ASCIZ <377>/SWITCH PAC#1 (DDCMP LINE #)?/
(2) 007054 051777 044527 041524          BW:          .ASCIZ <377>/SWITCH PAC#2 (M873 BOOT ADD)?/
(2) 007114 044777 020123 044124          CONN:        .ASCIZ <377>/IS THE LOOP BACK CONNECTOR ON?/
(2) 007154 047377 020117 042504          NOACT:       .ASCIZ <377>/NO DEVICES ARE SELECTED/
(2) 007205 377 051412 051127          SWMES:        .ASCIZ <377><12>/SWR# /
(2) 007215 116 053505 020077          SWMES1:       .ASCIZ /NEW? /
(2) 007223 377 042377 041515          CONERR:       .ASCIZ <377><377>/DMC11 FOUND AT NON-STANDARD ADDRESS PC: /
(2) 007277 377 054105 042520          CNERR:        .ASCIZ <377>/EXPECTED FOUND/
(2) 007320 024040 044504 024503          DMC#:         .ASCIZ / (DMC) /
(2) 007330 024040 044513 024503          KMC#:         .ASCIZ / (KMC) /
(2) 007340 042377 041515 030461          SPEED:       .ASCIZ <377>/DMC11-AR(REMOTE,LOW SPEED) OR DMC11-AL(LOCAL,HIGH SPEED) T
          .EVEN
(2) 007454 000005          XSTAT0:      5
1188 007456 006 003          .BYTE 6,3
1189 007460 001246          .TEMP1

```

```

1190 007462 006 003          .BYTE 6,3
1191 007464 001250          .TEMP2
1192 007466 006 003          .BYTE 6,3
1193 007470 001252          .TEMP3
1194 007472 006 003          .BYTE 6,3
1195 007474 001254          .TEMP4
1196 007476 006 002          .BYTE 6,2
1197 007500 001256          .TEMP5
1198
1199          .EVEN
1200          ;BUFFERS FOR INPUT-OUTPUT
1201
1202 007502 000000          INBUF: 0
1203 007544          .,+,+40
1204 007544 000000          MDATA: 0
1205          .,+,+40
1206
1207
1208
1209          ;ROUTINE USED TO CHANGE SOFTWARE SWITCH
1210          ;REGISTER USING THE CONSOLE TERMINAL
1211          ;-----
1212 007606 022737 000176 001202          CKSWR:  CMP          #SWREG,SWR          ;IS THE SOFT SWR BEING USED?
1213 007614 001077          BNE          CKSWR5          ;RR IF NO
1214 007616 105777 171362          TSTB          #TKCSR          ;IS DONE SET?
1215 007622 100003          BPL          28          ;GO ON IF NOT SET
1216 007624 012737 177777 003734          MOV          #1,DONE          ;IF DONE SET, SET FLAG
1217 007632 022777 000007 171346          CMP          #7,#TKDDBR          ;WAS CTRL G TYPED? (7 BIT ASCII)
1218 007640 001404          BEQ          18          ;RR IF YES
1219 007642 022777 000207 171336          CMP          #207,#TKDDBR          ;WAS CTRL G TYPED? (8 BIT ASCII)
1220 007650 001061          BNE          CKSWR5          ;RR IF NO
1221 007652 010246          MOV          R2,-(SP)          ;STORE R2
1222 007654 010346          MOV          R3,-(SP)          ;STORE R3
1223 007656 010446          MOV          R4,-(SP)          ;STORE R4
1224 007660 012737 177777 010016          MOV          #1,SWFLG          ;SET SOFT TYPE OUT FLAG
1225 007666 005002          CKSWR1:  CLR          R2          ;CLEAR NEW SWR CONTENTS
1226 007670 012704 177777          MOV          #1,R4          ;SET FLAG TO ALL ONES
1227 007674 104402 007205          TYPE          ,SWMES          ;TYPE "SWR="
1228 007700 104411          CKSWR2:  CNVRT          ;TYPE OUT PRESENT CONTENTS
1229 007702 010052          SOFTSW          ;OF SOFT SWITCH REGISTER
1230 007704 104402 007215          CKSWR3:  TYPE          ,SWMES1          ;TYPE "NEW?"
1231 007710 004737 010020          CKSWR4:  JSR          PC,INCHAR          ;GET RESPONSE
1232 007714 022703 000015          CMP          #15,R3          ;WAS IT A CRT?
1233 007720 001424          BFG          58          ;RR IF YES
1234 007722 022703 000012          CMP          #12,R3          ;WAS IT A LF?
1235 007726 001416          BEQ          48          ;RR IF YES
1236 007730 022703 000025          CMP          #25,R3          ;WAS IT CTRL U?
1237 007734 001754          BEQ          CKSWR1          ;RR IF YES(START OVER)
1238 007736 022703 000007          CMP          #7,R3          ;IF CTRL G GET NEXT CHAR
1239 007742 001762          BFG          CKSWR4
1240 007744 005004          CLR          R4          ;IT MUST BE A DIGIT SO CLR FLAG
1241 007746 042703 177770          RTC          #177770,P3          ;ONLY 0-7 ARE LEGAL SO MASK OFF BITS
1242 007752 006302          ASL          R2          ;SHIFT R2 3 TIMES
1243 007754 006302          ASL          R2
1244 007756 006307          ASL          R2
1245 007760 006302          RIS          R3,R2          ;ADD LAST DIGIT

```

1246	007762	000752			BR	CKSWR4		;GET NEXT CHARACTER
1247	007764	012766	002002	000006	48:	MOV	R,START,6(SP)	;IF WAS TYPED SO GO TO START
1248	007772	005764			58:	TST	R4	;IS FLAG CLEAR?
1249	007774	001002				BNE	R4	;IF NOT DON'T CHANGE SOFT SWP
1250	007776	010277	171200			MOV	R2,#SWR	;IF YFS THEN WRITE NEW CONTENTS TO SOFT SWR
1251	010002	005037	010016		68:	CLR	SWFLG	;CLEAR TYPEOUT FLAG
1252	010006	012504				MOV	(SP)+,R4	;RESTORE R4
1253	010010	012603				MOV	(SP)+,R3	;RESTORE R3
1254	010012	012602				MOV	(SP)+,R2	;RESTORE R2
1255	010014	000207			CKSWRS:	RTS	PC	;RETURN
1256								
1257	010016	000000			SWFLG:		0	
1258								
1259	010020	105777	171160		INCHAR:	TSTB	@TKCSR	
1260	010024	100375				BPL	,=4	
1261	010026	017703	171154			MOV	@TKDBR,R3	
1262	010032	105777	171152			TSTB	@TPCSR	
1263	010036	100375				BPL	,=4	
1264	010040	010377	171146			MOV	R3,@TPDBR	
1265	010044	042703	000200			BIC	#BIT7,R3	
1266	010050	000207				RTS	PC	
1267								
1268	010052	000001			SOFTSW:	1		
1269	010054	006	002			,BYTE	6,2	
1270	010056	000176				SWREG		

1271									
1272									
1273									
1274									
1275									
1276									
1277									
1278									
1279									
1280	010060	005737	001306		CYCLE:	TST	DMACTV	;ARE ANY DMC11'S TO BE TESTED?	
1281	010064	001004				BNE	18	;BR IF OK.	
1282	010066	104402	007154			TYPE	,NOACT	;NO DMC11'S SELECTED!!	
1283	010072	000000				HALT		;STOP THE SHOW.	
1284	010074	000776				BR	,=2	;DISQUALIFY CONT. SW.	
1285	010076	000241			18:	CLC		;CLEAR PROC. CARRY BIT.	
1286	010100	006137	001316			ROL	RUN	;UPDATE POINTER	
1287	010104	005537	001316			ADC	RUN	;CATCH CARRY FROM RUN	
1288	010110	062737	000004	001322		ADD	#4,MILK	;UPDATE POINTER	
1289	010116	062737	000010	001320		ADD	#10,CREAM	;UPDATE ADDRESS POINTER.	
1290	010124	022737	001700	001320		CMF	#DM,MAP+200,CREAM		
1291	010132	001006				BNE	28	;KEEP GOING; NOT ALL TESTED FOR.	
1292	010134	012737	001500	001320		MOV	#DM,MAP,CREAM	;RESET ADDRESS POINTER.	
1293	010142	012737	001702	001322		MOV	#CNT,MAP,MILK	;RESET PASS COUNT POINTER	
1294	010150	033737	001316	001306		28:	BIT	RUN,DMACTV	;IS THIS ONE ACTIVE?
1295	010156	001747				BEQ	18	;BR IF NO	
1296	010160	013700	001320			MOV	CREAM,R0	;GET ADDRESS POINTER	
1297	010164	013702	001322			MOV	MILK,R2	;GET PASS COUNT POINTER	
1298	010170	012037	001404			MOV	(R0)+,DMCSR	;LOAD SYSTEM CTRL. REG	
1299	010174	011037	001374			MOV	(R0),DMRVEC	;LOAD VECTOR	
1300	010200	042737	177000	001374		BIC	#177000,DMRVEC	;CLEAR UNWANTED BITS	
1301	010206	012037	001366			MOV	(R0)+,STAT1	;LOAD STAT1	
1302	010212	012037	001370			MOV	(R0)+,STAT2	;LOAD STAT2	
1303	010216	012037	001372			MOV	(R0)+,STAT3	;LOAD STAT3	
1304	010222	012237	001230			MOV	(R2)+,PASCNT	;LOAD PASS COUNT	
1305	010226	012237	001232			MOV	(R2)+,ERRCNT	;LOAD ERROR COUNT	
1306	010232	012700	000002			MOV	#2,R0	;SAVE CORE THIS WAY!	
1307	010236	013737	001404	001406		MOV	DMCSR,DMCSRH		
1308	010244	005237	001406			INC	DMCSRH		
1309	010250	013737	001406	001410		MOV	DMCSRH,DMCTL		
1310	010256	005237	001410			INC	DMCTL		
1311	010262	013737	001410	001412		MOV	DMCTL,DMPO4		
1312	010270	060037	001412			ADD	R0,DMPO4		
1313	010274	013737	001412	001414		MOV	DMPO4,DMPO6		
1314	010302	060037	001414			ADD	R0,DMPO6		
1315									
1316	010306	013737	001374	001376		MOV	DMRVEC,DMRLVL	;PTY LVL	
1317	010314	060037	001376			ADD	R0,DMRLVL		
1318	010320	013737	001376	001400		MOV	DMRLVL,DMTVEC	;TX VEC	
1319	010326	060037	001400			ADD	R0,DMTVEC		
1320	010332	013737	001400	001402		MOV	DMTVEC,DMTLVL	;TX LVL	
1321	010340	060037	001402			ADD	R0,DMTLVL		
1322									
1323	010344	032737	000002	001236		BIT	#SW01,STARTSW	;IS TEST NO. SELECTED	
1324	010352	001450				BEQ	78	;BR IF NO	
1325	010354				48:				
1326	010354	005737	000042			TST	#=42	;RUNNING IN AUTO MODE?	

```

1327 010360 011045      BNE 78 ;BR IF YES
1328 010362 104402 005677  TYPE ,MCRLF
1329 010366 104403      INSTR ;GET TEST NO.
1330 010370 006130      MTSTN
1331 010372 104405      PARAM
1332 010374 000001      1
1333 010376 001000      1000
1334 010400 001226      TSTNO
1335 010402 000      ,BYTE 0
1336 010403 001      ,BYTE 1
1337 010404 012700 012320  MOV #TST1,R0
1338 010410 022710 58:  CMP (PC)+,(R0) ;CMP FIRST WORD TO 12737
1339 010412 012737      MOV (PC)+,(R0)+
1340 010414 001020      BNE 68 ;BR IF NOT SAME
1341 010415 023760 001226 000002  CMP TSTNO,2(R0) ;DOES TSTNO MATCH?
1342 010421 001014      BNE 68 ;BR IF NO
1343 010426 022760 001226 000004  CMP #TSTNO,4(R0) ;IS LAST WORD OK?
1344 010434 001010      BNE 68 ;BR IF NO
1345 010436 010037 001214  MOV R0,RETURN ;IT IS A LEGAL TEST SO DO IT
1346 010442 104402 005755  TYPE ,MR
1347 010446 042737 000002 001236  RIC #SW01,STRTSW
1348 010454 000412      BR 88
1349 010456 005720 68:  TST (R0)+ ;POP R0
1350 010460 020027 031460  CMP R0,#TLAST+10 ;AT END YET?
1351 010464 001351      BNE 58 ;BR IF NO
1352 010466 104402 005666  TYPE ,MQM ;YES ILLEGAL TEST NO.
1353 010472 000730      BR 48 ;TRY AGAIN
1354
1355 010474 012737 012320 001214 78:  MOV #TST1,RETURN ;PREPARE RETURN ADDRESS
1356 010502 013701 001404 88:  MOV DMC5R,R1 ;R1 = BASE DMC11 ADDRESS
1357 010506 000177 170502  JMP @RETURN ;GO START TESTING.
1358
1359
1360 ;ROUTINE USED TO "AUTO SIZE" THE DMC11
1361 ;CSR AND VECTOR.
1362 ;NOTE: THE CSR MAY BE ANY WHERE IN THE FLOATING
1363 ; ADDRESS RANGE (160000:164000)
1364 ; AND THE VECTOR MAY BE ANY WHERE IN THE
1365 ; FLOATING VECTOR RANGE (300:770)
1366 ;
1367 ;
1368 010512      AUTO,SIZE:
1369 010512 000005      RESET
1370 010514 012702 001500  CSPMAP: MOV #DM,MAP,R2 ;INSURE A BUS INIT.
1371 010520 005022 18:  CLR (R2)+ ;LOAD MAP POINTER.
1372 010522 022702 001700  CMP #DM,END,R2 ;ZERO ENTIRE MAP
1373 010526 001374      BNE 18 ;ALL DONE?
1374 010530 005037 001310  CLR DMNUM ;BR IF NO
1375 010531 012702 001500  MOV #DM,MAP,R2 ;SET OCTAL NUMBER OF DMC11'S TO 0
1376 010540 005037 001306  CLR DMACTV ;R2 POINTS TO DMC MAP
1377 010544 032737 000001 001236  BIT #SW00,STRTSW ;CLEAR ACTIVE
1378 010542 001002      BNE ,+6 ;QUESTIONS?
1379 010554 000137 011252  JMP 78 ;BR IF YES
1380 010560 012737 000001 001256  MOV #1,TEMP5 ;IF NO SKIP QUESTIONS
1381 010566 104403      INSTR ;START WITH 1
1382 010570 006450      NUM

```

```

1383 010572 104405      PARAM
1384 010574 000001      1
1385 010576 000020      16.
1386 010600 011252      TEMP3
1387 010602 000      ,BYTE 0
1388 010603 001      ,BYTE 1
1389 010604 013737 001252 001310  MOV TEMP3,DMNUM ;DMNUM = HOW MANY
1390 010612 104402 005672 128:  TYPE ,MCRLF ;TYPE WHICH DMC IS BEING DONE
1391 010616 104410      CONVRT ;TEMP5 IS WHICH DMC
1392 010620 012002      WHICH
1393 010622 005237 001256  INC TEMP5
1394 010626 104403      INSTR
1395 010630 006510      CSR
1396 010632 104405      PARAM
1397 010634 160000      160000
1398 010636 164000      164000
1399 010640 011254      TEMP4
1400 010642 000      ,BYTE 0
1401 010643 001      ,BYTE 1
1402 010644 013722 001254  MOV TEMP4,(R2)+ ;STORE CSR IN MAP
1403 010650 104403      INSTR
1404 010652 006526      VEC
1405 010654 104405      PARAM
1406 010656 000000      0
1407 010660 000776      776
1408 010662 001254      TEMP4
1409 010664 000      ,BYTE 0
1410 010665 001      ,BYTE 1
1411 010666 013712 001254  MOV TEMP4,(R2) ;STORE VECTOR IN MAP
1412 010672 104402 108:  TYPE
1413 010674 006547      Prio ;ASK WHAT BR LEVEL
1414 010676 004737 012266  JSR PC,INTTY ;GET RESPONSE
1415 010702 022703 000024  CMP #24,R3 ;
1416 010706 010114      BHI 508 ;BR IF LESS THAN 4
1417 010710 022703 000027  CMP #27,R3 ;
1418 010714 103411      BLO 508 ;BR IF GREATER THAN 7
1419 010716 012704 000011  MOV #11,R4 ;R4 = NUMBER OF SHIFTS
1420 010722 006303      ASL R3 ;SHIFT R3 LEFT
1421 010724 005304      DEC R4 ;DEC SHIFT COUNT
1422 010726 001375      BNE ,+4 ;BR IF NOT DONE
1423 010730 042703 170777  RIC #170777,R3 ;RIC UNWANTED BITS
1424 010734 050312      BIS R3,(R2) ;PUT BR LEVEL IN STATUS MAP
1425 010736 000403      BR 88 ;CONTINUE
1426 010740 104402 508:  TYPE
1427 010742 005666      MQM ;RESPONSE IS OUT OF LIMITS
1428 010744 000752      BP 108 ;TRY AGAIN
1429 010746 104402 88:  TYPE
1430 010750 006806      CRAM ;DOES DMC HAVE CRAM?
1431 010752 004737 012266  JSR PC,INTTY ;GET REPLY
1432 010756 022703 000131  CMP #131,R3
1433 010762 001427      RFO 98 ;YES
1434 010764 022703 000116  CMP #116,R3 ;NO
1435 010770 001403      REQ 408 ;NOT A Y OR N
1436 010772 104402      TYPE
1437 010774 005666      MQM ;TYPE "?"
1438 010776 000763      BR 88 ;ASK AGAIN

```

1439 011000 104402 408: TYPE
1440 011002 007340 SPEED ;DMC11-AR OR DMC11-AL?
1441 011004 004737 012266 JSR PC,INTTY ;GET RESPONSE
1442 011010 022703 000122 CMP #122,R3 ;IS IT P
1443 011014 001414 REQ 168 ;RP IF REMOTE
1444 011016 022703 000114 CMP #114,R3 ;IS IT L
1445 011022 001409 REQ 418 ;RR IF LOCAL
1446 011024 104402 TYPE
1447 011026 005666 MOVM
1448 011030 000763 BP 408 ;TRY AGAIN
1449 011032 052762 000002 000004 418: BIS #BIT1,4(R2) ;SET BIT1 IN STAT3
1450 011040 000402 BR 168 ;CONTINUE
1451 011042 052712 100000 98: BIS #BIT5,(R2) ;SET BIT 15 IF CRAM
1452 011046 104402 168: TYPE
1453 011050 006704 MODU ;ASK WHICH LINE UNIT
1454 011052 004737 012266 JSR PC,INTTY ;GET REPLY
1455 011056 022703 000021 CMP #21,R3 ;"1"
1456 011062 001417 BEQ 308 ;"2"
1457 011064 022703 000027 CMP #22,R3 ;"2"
1458 011070 001412 BEQ 318 ;"N"
1459 011072 022703 000116 CMP #116,R3 ;"N"
1460 011076 001403 BEQ 328
1461 011100 104402 TYPE
1462 011102 005666 MOVM ;IF NOT A 1,2 OR N TYPE "P"
1463 011104 000760 BR 168 ;TRY AGAIN
1464 011106 052722 010000 328: BIS #BIT12,(R2)+ ;SET BIT 12 IN STAT2 IF NO LU
1465 011112 022222 CMP (R2)+,(R2)+ ;POP OVER STAT2 AND STAT3
1466 011114 000447 BR 338
1467 011116 052712 020000 318: BIS #BIT13,(R2) ;SET BIT 13 IN STAT2 IF #9202
1468 011122 104402 308: TYPE
1469 011124 007114 CONM ;ASK IF LOOP-BACK IS ON
1470 011126 004737 012266 JSR PC,INTTY ;GET REPLY
1471 011132 022703 000131 CMP #131,R3 ;Y
1472 011136 001406 BEQ 178
1473 011140 022703 000116 CMP #116,R3 ;N
1474 011144 001406 BFQ 188
1475 011146 104402 TYPE
1476 011150 005666 MOVM ;IF NOT Y OR N TYPE "P"
1477 011152 000763 BR 308 ;TRY AGAIN
1478 011154 052722 040000 178: BIS #BIT14,(R2)+ ;TURNAROUND IS CONNECTED
1479 011160 000402 BR 198
1480 011162 042722 040000 188: BIC #BIT14,(R2)+ ;NO TURNAROUND
1481 011166 198: TYPE
1482 011166 104403 INSTR
1483 011170 007016 LINE
1484 011172 104405 PARAM
1485 011174 000000 0
1486 011176 000377 377
1487 011200 001254 TEMP4
1488 011202 000 .BYTE
1489 011203 001 .BYTE
1490 011204 113722 001254 MOV B TEMP4,(R2)+ ;STORE SWITCH PAC IN MAP
1491 011210 104403 INSTR
1492 011212 007054 BM
1493 011214 104405 PARAM
1494 011216 000000 0

1495 011220 000377 377
1496 011222 001254 TEMP4
1497 011224 000 .BYTE
1498 011225 001 .BYTE
1499 011226 113722 001254 MOV B TEMP4,(R2)+ ;STORE SWITCH PAC IN MAP
1500 011232 005722 TST (R2)+ ;POP OVER STAT3
1501 011234 005337 001252 338: DEC TEMP3 ;DEC DMC COUNT
1502 011240 001402 BEQ 348 ;RR IF DONE
1503 011242 000137 010612 JMP 128 ;JUMP IF NOT
1504 011246 000137 011702 348: JMP 138 ;CONTINUE
1505 011252 012701 160000 78: MOV #160000,R1 ;SET FOR FIRST ADDRESS TO BE TESTED
1506 011256 012737 011774 000004 28: MOV #68,0#4 ;SET FOR NON-EXISTANT DEVICE TIME OUT
1507 011264 005011 CLR (R1) ;CLEAR SEL0
1508 011266 005711 TST (R1) ;IF DMC11 DMC8R S/B 0
1509 011270 001172 BNE 38 ;IF NO DEV, TRAP TO 4, IF NO BIT 8 THEN NO DMC1
1510 011272 005061 000006 CLR 6(R1) ;CLEAR SEL6
1511 011276 005761 000006 TST 6(R1) ;IF DMC11 THEN DMCRC S/B #01
1512 011302 001165 BNE 38 ;RR IF NOT DMC11
1513 011304 012711 002000 MOV #BIT10,(R1) ;SET ROM0
1514 011310 005061 000004 CLR 4(R1) ;CLEAR SEL4
1515 011314 012761 125252 000006 MOV #125252,6(R1) ;WRITE THIS TO SEL6
1516 011322 052711 020000 BIS #BIT13,(R1) ;WRITE IT!
1517 011326 022761 125252 000004 CMP #125252,4(R1) ;WAS IT WRITTEN?
1518 011334 001004 BNE 218 ;IF NO IT IS NOT CRAM
1519 011336 052762 100000 000002 BIS #BIT15,2(R2) ;SET BIT15 IF CRAM
1520 011344 000431 BR 228
1521 011346 012711 001000 218: MOV #BIT9,(R1) ;SET ROM1
1522 011352 012761 100417 000006 MOV #100417,6(R1) ;PUT INSTRUCTION IN SEL6
1523 011360 012711 001400 MOV #BIT9|BIT8,(R1) ;CLOCK INSTRUCTION (MICRO PROC PC TO 0)
1524 011364 012711 002000 MOV #BIT10,(R1) ;SET ROM0
1525 011370 022761 000626 000006 CMP #626,6(R1) ;IS IT LOCAL CROM
1526 011376 001411 BEQ 238 ;RR IF YES
1527 011400 022761 016520 000006 CMP #16520,6(R1) ;IS IT REMOTE CROM?
1528 011406 001410 BEQ 228 ;RR IF YES
1529 011410 022761 177777 000006 CMP #-1,6(R1) ;NO CROM?
1530 011416 001404 BEQ 228 ;RR IF YES
1531 011420 000516 BR 38 ;NOT A DMC
1532 011422 052762 000002 000006 238: BIS #BIT1,6(R2) ;SET BIT 1 IN STAT3
1533 ;AT THIS POINT IT IS ASSUMED THAT R1 HOLDS A DMC11 CSR ADDRESS,
1534 011430 010122 158: MOV R1,(R2)+ ;STORE CSR IN CORE TABLE,
1535 011432 012711 001000 MOV #BIT9,(R1) ;CLEAR LINE UNIT LOOP
1536 011436 005061 000004 CLR 4(R1) ;CLEAR PORT4
1537 011442 012761 122113 000006 MOV #122113,6(R1) ;LOAD INSTRUCTION (CLR DTR)
1538 011450 052711 000400 BIS #BIT8,(R1) ;CLOCK INSTRUCTION
1539 011454 012761 021264 000006 MOV #021264,6(R1) ;LOAD INSTRUCTION
1540 011462 052711 000400 BIS #BIT8,(R1) ;CLOCK INSTRUCTION

1541 011466 122761 000377 000004 CMPB #377,4(R1) ;IS IT ALL ONES?
1542 011474 001003 BNE +10 ;RR IF NO
1543 011476 052712 010000 BIS #BIT12,(R2) ;IF YES, NO LINE UNIT, SET STATUS BIT
1544 011502 000436 BR 208
1545 011504 032761 000002 000004 BIT #BIT1,4(R1) ;IS SWITCH A ONE?
1546 011512 001403 BEQ +10 ;RR IF #8201
1547 011514 052712 060000 BIS #BIT13|BIT14,(R2) ;#8202 ASSUME CONNECTOR
1548 011520 000427 BR 208 ;CONNECTOR ON
1549 011522 032761 000010 000004 BIT #BIT3,4(R1) ;IS #8201 SET
1550 011530 001023 RNE 208 ;RR IF #8201 NO CONNECTOR (ON LINE)

```

1551 011632 012761 000100 000004      MOV      #BIT6,4(R1)      ;LOAD PORT4
1552 011640 012761 127113 000006      MOV      #122113,6(R1)  ;LOAD INSTRUCTION
1553 011646 052711 000400      RTS      #BIT8,(R1)     ;CLOCK INSTRUCTION(SET DTR)
1554 011652 012761 021264 000006      MOV      #021264,6(R1)  ;LOAD INSTRUCTION
1555 011660 052711 000400      RTS      #BIT8,(R1)     ;CLOCK INSTRUCTION(READ MODEM REG)
1556 011664 032761 000010 000004      RIT      #BIT3,4(R1)    ;IS WRDY SET NOW?
1557 011672 001402      REQ      208            ;RR IF NO CONNECTOR
1558 011674 052712 040000      RTS      #BIT14,(R2)    ;SET STATUS BIT FOR CONNECTOR
1559 011600 005722      208:    TST      (R2)+          ;POP POINTER
1560 011602 012761 021324 000006      MOV      #021324,6(R1)  ;PUT INSTRUCTION IN PORT6
1561 011610 012711 001400      MOV      #BIT9|BIT8,(R1);PORT4_LU 15
1562 011614 156122 000004      BISP     4(R1),(R2)+     ;STORE DDCMP LINE # IN TABLE
1563 011620 012761 021344 000006      MOV      #021344,6(R1)  ;PORT6_INSTRUCTION
1564 011626 012711 001400      MOV      #BIT8|BIT9,(R1);CLOCK INSTR.
1565 011632 156122 000004      RTSB     4(R1),(R2)+     ;STORE BM873 ADD IN TABLE
1566 011636 005722      TST      (R2)+          ;POP OVER STAT3
1567 011640 005011      CLR      (R1)           ;CLEAR ROMI
1568 011642 005237 001310      INC      DMNUM          ;UPDATE DEVICE COUNTER
1569 011646 022737 000020 001310      CMP      #20,DMNUM      ;ARE MAX, NO, OF DEV FOUND?
1570 011654 001412      BFO      136            ;YES DON'T LOOK FOR ANY MORE.
1571 011656 005011      38:    CLR      (R1)           ;CLEAR BIT 10
1572 011660 005061 000006      CLR      6(R1)         ;CLEAR SEL 6
1573 011664 062701 000010 146:    ADD      #10,R1         ;UPDATE CSR POINTER ADDRESS
1574 011670 022701 164000      CMP      #164000,R1
1575 011674 001402      BEQ      138            ;BR IF DONE
1576 011676 000137 011264      JMP      28             ;JUMP IF NOT
1577 011702 005037 001306 138:    CLR      DMACTV        ;WERE ANY DMC11'S FOUND AT ALL?
1578 011706 005737 001310      TST      DMNUM          ;ERROR AUTO SIZFR FOUND NO DMC11'S IN THIS SYS.
1579 011712 001423      BEQ      58             ;WERE ANY DMC11'S FOUND AT ALL?
1580 011714 013701 001310      MOV      DMNUM,R1
1581 011720 010137 001314      MOV      R1,SAVNUM      ;SAVE NUMBER OF DEVICES
1582 011724 000241      44:    CLC
1583 011726 006137 001306      ROL      DMACTV        ;GENERATE ACTIVE REGISTER OF DEVICES,
1584 011732 005237 001306      INC      DMACTV        ;SET THE BIT
1585 011736 005301      DEC      R1
1586 011740 001371      BNE      48             ;BR IF MORE TO GENERATE
1587 011742 012737 000006 000004      MOV      #6,0#4        ;RESTORE TRAP VECTOR
1588 011750 013737 001306 001312      MOV      DMACTV,SAVACT ;SAVE ACTIVE REGISTER
1589 011756 000137 012010      JMP      VECMAP        ;GO FIND THE VECTOR NOW,
1590 011762 104402 005760 58:    TYPE      ,MERR2       ;NOTIFY OPR THAT NO DMC11'S FOUND,
1591 011766 005000      CLR      R0            ;MAKE DATA LIGHTS ZERO
1592 011770 000000      HALT
1593 011772 000776      BR      -2             ;STOP THE SHOW
1594 011774 012716 011664 68:    MOV      #-2            ;DISABLE CONT. SW.
1595 012000 000002      RTI      #148,(SP)     ;ENTERED BY NON-EXISTANT TIME-OUT,
1596                                     ;RETURN TO MAINSTREAM
1597 012002 000001      WHICH: 1
1598 012004 002 002      ,BYTE 2,2
1599 012006 001256      TEMPS
1600
1601 012010 032737 000001 001236      VECMAP: BIT      #SW00,STRISW
1602 012016 001114      BNE      58
1603 012020 012737 000340 000022      MOV      #340,0#22     ;SET IOT TRAP PPIO TO 7
1604 012026 012737 012202 000020      MOV      #48,0#20     ;SET IOT TRAP VECTOR
1605 012034 012702 001500      MOV      #DM,MAP,R2    ;SET SOFTWARE POINTER
1606 012040 012700 000300      MOV      #300,R0      ;FLOATING VECTORS START HERE.

```

```

1607 012044 012701 000302      MOV      #302,R1        ;PC OF IOT INSTR.
1608 012050 010120 18:    MOV      R1,(R0)+       ;START FILLING VECTOR AREA
1609 012052 012721 000004      MOV      #4,(R1)+      ;WITH ,+2; IOT
1610 012056 022021      CMP      (R0)+,(R1)+   ;ADD 2 TO R0 +R1
1611 012060 020127 001000      CMP      R1,#1000
1612 012064 101771      BLOS     18             ;BR IF MORE TO FILL
1613 012066 013737 001306 001246      MOV      DMACTV,TEMP1  ;STORE TEMPORALLY
1614 012074 006037 001246 28:    ROR      TEMP1         ;BRING OUT A BIT
1615 012100 103063      BCC      58             ;BR IF ALL DONE
1616 012102 012704 000012      MOV      #12,R4        ;R4 IS INDEX REGISTER
1617 012106 016437 012252 177776      MOV      BRLVL(R4),PS  ;SET PS TO 7
1618 012114 011201      MOV      (R2),R1
1619 012116 012761 000200 000004      MOV      #200,4(R1)    ;SET ROMI
1620 012124 012711 001000      MOV      #12111,6(R1)  ;PUT INSTRUCTION IN PORT6
1621 012130 012761 121111 000006      MOV      #BIT5|BIT8,(R1);FORCE AN INTERRUPT
1622 012136 012711 001400 78:    MOV      R0            ;STALL
1623 012142 105200      ROR      R0            ;FOR TIME TO INTERRUPT
1624 012144 001376      BNE      -2            ;GET NEXT LOWEST PS LEVEL
1625 012146 162704      SUB      #2,R4         ;BR IF R4 = 0
1626 012152 001404      BEQ      68             ;MOVE NEXT LOWEP LEVEL IN PS
1627 012154 016437 012252 177776      MOV      BRLVL(R4),PS  ;BR TO DELAY
1628 012162 000767      BR      78             ;NO INTERRUPT ASSUME 300 AT LEVEL 5 AND FIX DMC11
1629 012164 052762 005300 000002 68:    BIS      #5300,2(R2)   ;CLEAR ROMI
1630 012172 005011 38:    CLR      (R1)         ;POP SOFTWARE POINTER
1631 012174 062702 000010      ADD      #10,R2
1632 012200 000735      BR      28             ;KEEP GOING
1633 012202 051662 000002 48:    BIS      (SP),2(R2)    ;GET VECTOR ADDRESS
1634 012206 042762 000007 000002      BIC      #7,2(R2)     ;CLEAR JUNK
1635 012214 016405 012254      MOV      BRLVL+2(R4),R5;GET BR LEVEL OF DMC11
1636 012220 006305      ASL      R5            ;SHIFT LEVEL 4 PLACES
1637 012222 006305      ASL      R5            ;TO THE LEFT FOR THE
1638 012224 006305      ASL      R5            ;STATUS TABLE
1639 012226 006305      ASL      R5
1640 012230 042705 170777      BIC      #170777,R5    ;CLEAR UNWANTED BITS
1641 012234 050562 000002      BIS      R5,2(R2)     ;PUT BR LEVEL IN STATUS TABLE
1642 012240 022626      CMP      (SP)+,(SP)+   ;POP IOT JUNK OFF STACK
1643 012242 012716 012172      MOV      #36,(SP)     ;SET FOR RETURN
1644 012246 000002 58:    RTI
1645 012250 000207      RTS      PC            ;ALL DONE WITH "AUTO SIZING"
1646
1647 012252 000000      BRLVL: 0              ;LEVEL 0
1648 012254 000000      0              ;LEVEL 0
1649 012256 000200      200            ;LEVEL 4
1650 012260 000240      240            ;LEVEL 5
1651 012262 000300      300            ;LEVEL 6
1652 012264 000340      340            ;LEVEL 7
1653
1654
1655 012266 105777 166712      INTTY: TSTB     #TKCR   ;WAIT FOR DONE
1656 012272 100375      BPL      -4
1657 012274 017703 166706      MOV      #TKDRR,R3     ;PUT CHAR IN P3
1658 012300 105777 166704      TSTB     #TPCSR        ;WAIT UNTIL PRINTER IS READY
1659 012304 100375      BPL      -4
1660 012306 010377 166700      MOV      R3,ATPDRR     ;ECHO CHAR
1661 012312 042703 000240      BIC      #1771,BITS,R3;MASK OFF LOWER CASE
1662 012316 000207      RTS      PC

```

```
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675 012320 012737 000001 001226
1676 012326 012737 012374 001216
1677
1678 012334 005077 167044
1679 012340 012702 000011
1680 012344 104414
1681 012146 021224
1682 012350 016104 000004
1683 012354 042704 000054
1684 012360 012705 000020
1685 012364 120504
1686 012366 001401
1687 012370 104002
1688 012372 104400
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699 012374 012737 000002 001226
1700 012407 012737 012442 001216
1701
1702 012410 012702 000012
1703 012414 104414
1704 012416 021244
1705 012420 016104 000004
1706 012424 042704 000017
1707 012430 005005
1708 012432 120504
1709 012434 001401
1710 012436 104002
1711 012440 104400
1712
1713
1714
1715
1716
1717
1718
```

```
02100

;***** TEST 1 *****
;*OUT CONTROL REGISTER READ/ONLY TEST
;*DO A MASTER CLEAR, VERIFY THAT ALL READ/ONLY
;*BITS ARE IN THE CORRECT STATE
;*****

; TEST 1
;-----
TST1: MOV #1,TSTNO
      MOV #TST2,NEXT

      CLR @DMCSR ;R1 CONTAINS BASE DMC11 ADDRESS
      MOV #11,R2 ;SAVE R2 FOR TYPEOUT
      ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
      0210041<20*11> ;PORT4_LINE UNIT REG 11
      MOV 4(R1),R4 ;PUT "FOUND" IN R4
      BIC #54,R4 ;CLEAR UNKNOWN BITS
      MOV #20,R5 ;PUT "EXPECTED" IN R5
      CMPB R5,R4 ;IS OUT READY SET?
      BEQ 18 ;BR IF YES
      HLT 2 ;ERROR IN LU 11
      SCOPE ;SCOPE THIS TEST
18:

;***** TEST 2 *****
;*IN CONTROL REGISTER READ/ONLY TEST
;*DO A MASTER CLEAR, VERIFY THAT ALL READ/ONLY
;*BITS ARE IN THE CORRECT STATE
;*****

; TEST 2
;-----
TST2: MOV #2,ISTNO
      MOV #TST3,NEXT

      MOV #12,R2 ;R1 CONTAINS BASE DMC11 ADDRESS
      ROMCLK ;SAVE R2 FOR TYPEOUT
      0210041<20*12> ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
      MOV 4(R1),R4 ;PORT4_LINE UNIT REG 12
      BIC #17,R4 ;PUT "FOUND" IN R4
      CLR R5 ;CLEAR UNKNOWN BITS
      CMPB R5,R4 ;PUT "EXPECTED" IN R5
      BEQ 18 ;ARE ALL BITS CLEARED?
      HLT 2 ;BR IF YES
      SCOPE ;ERROR IN LU 12
18:

;***** TEST 3 *****
;*MODEM CONTROL REGISTER READ/ONLY TEST
;*DO A MASTER CLEAR, VERIFY THAT ALL READ/ONLY
;*BITS ARE IN THE CORRECT STATE
;*****
```

```
1719
1720
1721
1722 012442 012737 000003 001226
1723 012450 012737 012514 001216
1724
1725 012456 104412
1726 012460 012702 000013
1727 012464 104414
1728 012466 021264
1729 012470 016104 000004
1730 012474 042704 000213
1731 012500 012705 000100
1732 012504 120504
1733 012506 001401
1734 012510 104002
1735 012512 104400
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746 012614 012737 000004 001226
1747 012622 012737 012616 001216
1748
1749 012530 104412
1750 012532 012702 000017
1751 012536 104414
1752 012540 021364
1753 012542 016104 000004
1754 012546 042704 000206
1755 012552 012705 000051
1756 012556 032737 020000 001366
1757 012564 001004
1758 012566 032737 040000 001366
1759 012574 001004
1760 012576 042704 000040
1761 012602 042705 000040
1762 012606
1763 012606 120504
1764 012610 001401

1765 012612 104002
1766 012614 104400
1767
1768
1769
1770
1771
1772
1773
1774
```

```


; TEST 3
;-----
TST3: MOV #3,TSTNO
      MOV #TST4,NEXT

      MSTRCLR ;R1 CONTAINS BASE DMC11 ADDRESS
      MOV #13,R2 ;MASTER CLEAR DMC11
      ROMCLK ;SAVE R2 FOR TYPEOUT
      0210041<20*13> ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
      MOV 4(R1),R4 ;PORT4_LINE UNIT REG 13
      BIC #213,R4 ;PUT "FOUND" IN R4
      MOV #100,R5 ;CLEAR UNKNOWN BITS
      CMPB R5,R4 ;PUT "EXPECTED" IN R5
      BEQ 18 ;ARE RING, DTR, AND MODEM READY SET?
      HLT 2 ;BR IF YES
      SCOPE ;ERROR IN LU 13
18:

;***** TEST 4 *****
;*MAINTENANCE REGISTER READ/ONLY TEST
;*DO A MASTER CLEAR, VERIFY THAT ALL READ/ONLY
;*BITS ARE IN THE CORRECT STATE
;*****

; TEST 4
;-----
TST4: MOV #4,ISTNO
      MOV #TST5,NEXT

      MSTRCLR ;R1 CONTAINS BASE DMC11 ADDRESS
      MOV #17,R2 ;MASTER CLEAR DMC11
      ROMCLK ;SAVE R2 FOR TYPEOUT
      0210041<20*17> ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
      MOV 4(R1),R4 ;PORT4_LINE UNIT REG 17
      BIC #206,R4 ;PUT "FOUND" IN R4
      MOV #51,R5 ;CLEAR UNKNOWN BITS
      BIT #BIT13,STAT1 ;PUT "EXPECTED" IN R5
      BNE 28 ;IS LU AN M8202 OR M8201?
      BIT #BIT14,STAT1 ;BR IF M8202
      BNE 38 ;CONNECTOR??
      BIT #40,R4 ;BR IF M8201 WITH CONNECTOR
      BIC #BITS,R5 ;MASK OFF ST BIT IF M8202 OR M8201, NO CONNECTOR
      BEQ 18 ;SI BIT IS UNKNOWN

      CMPB R5,R4 ;ARE SI AND ICIR SET?
      BEQ 18 ;BR IF YES

      HLT 2 ;ERROR IN LU 17
      SCOPE ;SCOPE THIS TEST
18:

;***** TEST 5 *****
;*LINE UNIT REGISTER WRITE/READ TEST
;*SET BITS IN LU REGISTER 12, VERIFY IT IS SET
;*CLEAR BITS IN LU REGISTER 12, VERIFY IT IS CLEAR
;*****
```

```
1775          I TEST 5
1776          I-----
1777 012616 012737 000005 001226 TST5: MOV #5,TSTNO
1778 012624 012737 012756 001216 MOV #TST6,NEXT
1779 012632 012737 012646 001220 MOV #16,LOCK
1780          ;R1 CONTAINS BASE DMC11 ADDRESS
1781 012640 104412 MSTCLR ;MASTER CLEAR DMC11
1782 012642 012702 000012 MOV #12,R2 ;SAVE REGISTER ADDRESS FOR TYPEOUT
1783 012646 012761 000040 000004 18: MOV #40,4(R1) ;LOAD PORT4
1784 012654 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
1785 012656 122112 122112 ;SET BITS IN LU-12
1786 012660 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
1787 012662 021245 021245 ;READ LU-12
1788 012664 012705 000040 MOV #40,R5 ;PUT "EXPECTED" IN R5
1789 012670 116104 000005 MOVB 5(R1),R4 ;PUT "FOUND" IN R4
1790 012674 042704 000337 BIC #337,R4 ;CLEAR UNWANTED BITS
1791 012700 120504 CMPB R5,R4 ;IS BITS SET?
1792 012702 001401 BEQ 28 ;BR IF YES
1793 012704 104003 HLT 3 ;ERROR, BIT 5 IS NOT SET
1794 012706 104401 25: SCOP1 ;SCOPE SUBTEST (SW09=1)
1795 012710 012737 012716 001220 MOV #30,LOCK ;NEW SCOPE
1796 012716 005061 000004 38: CLR 4(R1) ;LOAD PORT4
1797 012722 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
1798 012724 122112 122112 ;CLEAR BIT 5 IN LU-12
1799 012726 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
1800 012730 021245 021245 ;READ LU-12
1801 012732 005005 CLR R5 ;PUT "EXPECTED" IN R5
1802 012734 116104 000005 MOVB 5(R1),R4 ;PUT "FOUND" IN R4
1803 012740 042704 000337 BIC #337,R4 ;CLEAR UNWANTED BITS
1804 012744 120504 CMPB R5,R4 ;IS BITS CLEAR?
1805 012746 001401 BEQ 46 ;BR IF YES
1806 012750 104003 HLT 3 ;ERROR, BITS IS NOT CLEAR
1807 012752 104401 48: SCOP1 ;SCOPE SUBTEST (SW09=1)
1808 012754 104400 SCOPE ;SCOPE THIS TEST
1809
1810
1811          ;***** TEST 6 *****
1812          ;*LINE UNIT REGISTER WRITE/READ TEST
1813          ;*SET BIT1 IN LU REGISTER 17, VERIFY IT IS SET
1814          ;*CLEAR BIT1 IN LU REGISTER 17, VERIFY IT IS CLEAR
1815          ;*****
1816
1817          I TEST 6
1818          I-----
1819 012756 012737 000006 001226 TST6: MOV #6,TSTNO
1820 012764 012737 013116 001216 MOV #TST7,NEXT
1821 012772 012737 013006 001220 MOV #16,LOCK
1822          ;R1 CONTAINS BASE DMC11 ADDRESS
1823 013000 104412 MSTCLR ;MASTER CLEAR DMC11
1824 013002 012702 000017 MOV #17,P2 ;SAVE REGISTER ADDRESS FOR TYPEOUT
1825 013006 012761 000001 000004 18: MOV #1,4(R1) ;LOAD PORT4
1826 013014 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
1827 013016 122117 122117 ;SET BIT1 IN LU=17
1828 013020 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
1829 013022 021365 021365 ;READ LU=17
1830 013024 012705 000001 MOV #1,R5 ;PUT "EXPECTED" IN R5
```

```
1831 013030 116104 000005 MOVB 5(R1),R4 ;PUT "FOUND" IN R4
1832 013034 042704 000376 BIC #376,R4 ;CLEAR UNWANTED BITS
1833 013040 120504 CMPB R5,R4 ;IS BIT1 SET?
1834 013042 001401 BEQ 28 ;BR IF YES
1835 013044 104003 HLT 3 ;ERROR, BIT 1 IS NOT SET
1836 013046 104401 28: SCOP1 ;SCOPE SUBTEST (SW09=1)
1837 013050 012737 013056 001220 MOV #30,LOCK ;NEW SCOPE
1838 013056 005061 000004 38: CLR 4(R1) ;LOAD PORT4
1839 013062 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
1840 013064 122117 122117 ;CLEAR BIT 1 IN LU=17
1841 013066 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
1842 013070 021365 021365 ;READ LU=17
1843 013072 005005 CLR R5 ;PUT "EXPECTED" IN R5
1844 013074 116104 000005 MOVB 5(R1),R4 ;PUT "FOUND" IN R4
1845 013076 042704 000376 BIC #376,R4 ;CLEAR UNWANTED BITS
1846 013104 120504 CMPB R5,R4 ;IS BIT1 CLEAR?
1847 013106 001401 BEQ 46 ;BR IF YES
1848 013110 104003 HLT 3 ;ERROR, BIT1 IS NOT CLEAR
1849 013112 104401 48: SCOP1 ;SCOPE SUBTEST (SW09=1)
1850 013114 104400 SCOPE ;SCOPE THIS TEST
1851
1852
1853          ;***** TEST 7 *****
1854          ;*LINE UNIT REGISTER WRITE/READ TEST
1855          ;*FLOAT A 1 THROUGH LINE UNIT REGISTER 13
1856          ;*FLOAT A 0 THROUGH LINE UNIT REGISTER 13
1857          ;*****
1858
1859          I TEST 7
1860          I-----
1861 013116 012737 000007 001226 TST7: MOV #7,TSTNO
1862 013124 012737 013326 001216 MOV #TST10,NEXT
1863 013132 012737 013152 001220 MOV #648,LOCK
1864          ;R1 CONTAINS BASE DMC11 ADDRESS
1865 013140 104412 MSTCLR ;MASTER CLEAR DMC11
1866 013142 012702 000013 MOV #13,R2 ;SAVE REGISTER ADDRESS FOR TYPEOUT
1867 013146 012700 000001 648: MOV #1,R0 ;START WITH BIT 0
1868 013152 104003 HLT 3
1869 013152 010061 000004 648: MOV R0,4(R1) ;PUT PATTERN INTO PORT4
1870 013156 042761 000257 000004 BIC #257,4(R1) ;CLEAR UNWANTED BITS
1871 013164 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
1872 013166 122113 122100113 ;MOV DATA TO IBUS REGISTER 13
1873 013170 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
1874 013172 021265 210051<13*20> ;READ FROM IBUS REGISTER 13
1875 013174 010005 MOV R0,R5 ;PUT EXPECTED IN R5
1876 013176 042705 000257 BIC #257,R5 ;CLEAR UNWANTED BITS
1877 013202 116104 000005 MOVB 5(R1),R4 ;PUT "FOUND" INTO R4
1878 013206 042704 000257 BIC #257,R4 ;CLEAR UNWANTED BITS
1879 013212 120504 CMPB R5,R4 ;DATA CORRECT?
1880 013214 001401 BEQ 650 ;BR IF YES
1881 013216 104003 HLT 3 ;ERROR
1882 013220 104401 658: SCOP1 ;SW09=1?
1883 013222 000241 CLC ;CLEAR CARRY
1884 013224 106100 ROLB R0 ;SHIFT BIT IN R0
1885 013226 011351 RNF 648 ;IS SAME THEN DONE
1886 013230 012737 013244 001220 MOV #678,LOCK ;NEW SCOPE
```

```
1887 013236 012700 000001      MOV    #1,R0      ;START WITH BIT 0
1888 013247 005100      COM    R0         ;CHANGE TO FLOATING ZERO
1889 013244      698:
1890 013241 010061 000004      MOV    R0,4(R1)   ;PUT PATTERN INTO PORT4
1891 013250 042761 000257 000004  BIC    #257,4(P1) ;CLEAR UNWANTED BITS
1892 013256 104414      ROMCLK          ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
1893 013260 122113 122100113      MOV    DATA TO IBUS REGISTER 13
1894 013262 104414      ROMCLK          ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
1895 013264 021265 210051<13*20>    ;READ FROM IBUS REGISTER 13
1896 013266 010005      MOV    R0,R5     ;PUT EXPECTED IN R5
1897 013270 042705 000257      BIC    #257,R5    ;CLEAR UNWANTED BITS
1898 013274 116104 000005      MOV    5(R1),R4  ;PUT "FOUND" INTO R4
1899 013300 042704 000257      BIC    #257,R4    ;CLEAR UNWANTED BITS
1900 013304 120504      CMPB   R5,R4     ;DATA CORRECT?
1901 013306 001401      BEQ    688       ;BR IF YES
1902 013310 104003      HLT    3         ;ERROR
1903 013312 104301 688:      SCOPI          ;SW09=1?
1904 013314 005100      COM    R0         ;CHANGE TO FLOATING 1
1905 013316 000241      CLC          ;CLEAR CARRY
1906 013320 106100      ROLR   R0        ;SHIFT BIT IN R0
1907 013322 001347      BNE    698       ;IF R0=0 THEN DONE
1908 013324 104400      SCOPE          ;SCOPE THIS TEST
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
```

```
***** TEST 10 *****
;LINE UNIT REGISTER WRITE/READ TEST
;FLOAT A 1 THROUGH LINE UNIT REGISTER 14
;FLOAT A 0 THROUGH LINE UNIT REGISTER 14
*****
```

```
; TEST 10
```

```
1919 013326 012737 000010 001226  TST10:  MOV    #10,TSTNO
1920 013334 012737 013502 001216      MOV    #TST11,NEXT
1921 013342 012737 013362 001220      MOV    #648,LOCK
1922
1923 013350 104412      MSTCLR          ;R1 CONTAINS BASE DMC11 ADDRESS
1924 013352 012702 000014      MOV    #14,R2    ;MASTER CLEAR DMC11
1925 013356 012700 000001      MOV    #1,R0     ;SAVE REGISTER ADDRESS FOR TYPEOUT
1926 013362 648:      ;START WITH BIT 0
1927 013362 010061 000004      MOV    R0,4(R1)   ;PUT PATTERN INTO PORT4
1928 013366 104414      ROMCLK          ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
1929 013370 122114 122100114      MOV    DATA TO IBUS REGISTER 14
1930 013372 104414      ROMCLK          ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
1931 013374 021305 210051<14*20>    ;READ FROM IBUS REGISTER 14
1932 013376 010005      MOV    R0,R5     ;PUT EXPECTED IN R5
1933 013400 116104 000005      MOV    5(R1),R4  ;PUT "FOUND" INTO R4
1934 013404 120504      CMPB   R5,R4     ;DATA CORRECT?
1935 013406 001401      BEQ    658       ;BR IF YES
1936 013410 104003      HLT    3         ;ERROR
1937 013412 104401 658:      SCOPI          ;SW09=1?
1938 013414 000241      CLC          ;CLEAR CARRY
1939 013416 106100      ROLB   R0        ;SHIFT BIT IN R0
1940 013420 013360      BNE    648       ;IF R0=0 THEN DONE
1941 013422 012737 013436 001220      MOV    #678,LOCK ;NEW SCOPI
1942 013430 012700 000001      MOV    #1,R0     ;START WITH BIT 0
```

```
1943 013434 005100      698:  COM    R0         ;CHANGE TO FLOATING ZERO
1944 013436      678:
1945 013436 010061 000004      MOV    R0,4(R1)   ;PUT PATTERN INTO PORT4
1946 013442 104414      ROMCLK          ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
1947 013444 122114 122100114      MOV    DATA TO IBUS REGISTER 14
1948 013446 104414      ROMCLK          ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
1949 013450 021305 210051<14*20>    ;READ FROM IBUS REGISTER 14
1950 013452 010005      MOV    R0,R5     ;PUT EXPECTED IN R5
1951 013454 116104 000005      MOV    5(R1),R4  ;PUT "FOUND" INTO R4
1952 013460 120504      CMPB   R5,R4     ;DATA CORRECT?
1953 013462 001401      BEQ    688       ;BR IF YES
1954 013464 104003      HLT    3         ;ERROR
1955 013466 104401 688:      SCOPI          ;SW09=1?
1956 013470 005100      COM    R0         ;CHANGE TO FLOATING 1
1957 013472 000241      CLC          ;CLEAR CARRY
1958 013474 106100      ROLB   R0        ;SHIFT BIT IN R0
1959 013476 013356      BNE    698       ;IF R0=0 THEN DONE
1960 013500 104400      SCOPE          ;SCOPE THIS TEST
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
```

```
***** TEST 11 *****
;SWITCH PAC TEST
;THIS TEST READS SWITCH PAC#1
;THIS SWITCH PAC CONTAINS THE DDCMP LINE #
*****
```

```
; TEST 11
```

```
1971 013502 012737 000011 001226  TST11:  MOV    #11,TSTNO
1972 013510 012737 013544 001216      MOV    #TST12,NEXT
1973
1974 013516 104412      MSTCLR          ;R1 CONTAINS BASE DMC11 ADDRESS
1975 013520 104414      ROMCLK          ;MASTER CLEAR DMC11
1976 013522 021324 021324          ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
1977 013524 016104 000004      MOV    4(R1),R4  ;PORT4_LU15
1978 013530 113705 001370      MOV    STAT2,R5  ;PUT "FOUND" IN R4
1979 013534 120504      CMPB   R5,R4     ;PUT "EXPECTED" IN R5
1980 013536 001401      BEQ    18        ;SW OK?
1981 013540 104031      BEQ    18        ;BR IF YES
1982 013542 104400      HLT    31        ;ERROR: SWITCH PAC READ ERROR
1983 18:      SCOPE          ;SCOPE THIS TEST
1984
1985
1986
1987
1988
```

```
***** TEST 12 *****
;SWITCH PAC TEST
;THIS TEST READS SWITCH PAC#2
;THIS SWITCH PAC CONTAINS THE BM873 BOOT ADD
*****
```

```
; TEST 12
```

```
1989
1990
1991
1992
1993 013544 012737 000012 001226  TST12:  MOV    #12,TSTNO
1994 013552 012737 013606 001216      MOV    #TST13,NEXT
1995
1996 013560 104412      MSTCLR          ;R1 CONTAINS BASE DMC11 ADDRESS
1997 013562 104414      ROMCLK          ;MASTER CLEAR DMC11
1998 013564 021344 021344          ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
1999 021344          ;PORT4_LU16
```



```
1999 013566 016104 000004      MOV      4(R1),R4      ;PUT "FOUND" IN R4
2000 013572 113705 001371      MOV      STAT2+1,R5    ;PUT "EXPECTED" IN R5
2001 013576 120504      CMP      R5,R4         ;SW OK?
2002 013600 001401      BEQ      18            ;BR IF YES
2003 013602 104031      HLT      31            ;ERROR, SWITCH PAC READ ERROR
2004 013604 104400      18:      SCOPE          ;SCOPE THIS TEST
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015 013606 012737 000013 001226      TST13:  MOV      #13,TSTNO
2016 013614 012737 013706 001216      MOV      #TST14,NEXT
2017
2018 013622 104412      MSTCLR          ;R1 CONTAINS BASE DMC11 ADDRESS
2019 013624 005037 001416      CLR      TEMP      ;MASTER CLEAR DMC11
2020 013630
2021 013630 104414      18:      ROMCLK          ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2022 013632 021364      CLR      TEMP      ;PORT4_LU=17
2023 013634 032761 000002 000004      BIT      #2,4(R1)    ;IS CLOCK BIT SET?
2024 013642 011004      BNE      28          ;BR IF YES
2025 013644 005237 001416      INC      TEMP      ;DELAY
2026 013650 001367      BNE      18          ;DELAY FINISHED?
2027 013652 104004      HLT      4           ;ERROR BIT IS STUCK CLEAR
2028 013654 005037 001416      CLR      TEMP      ;PREPARE FOR DELAY
2029 013660
2030 013660 104414      38:      ROMCLK          ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2031 013662 021364      CLR      TEMP      ;PORT4_LU=17
2032 013664 032761 000002 000004      BIT      #2,4(R1)    ;IS CLOCK BIT CLEAR?
2033 013672 001404      BEQ      48          ;BR IF YES
2034 013674 005237 001416      INC      TEMP      ;DELAY
2035 013700 001367      BNE      38          ;BR IF DELAY NOT DONE
2036 013702 104004      HLT      4           ;ERROR BIT IS STUCK SET
2037 013704 104400      48:      SCOPE
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049 013706 012737 000014 001226      TST14:  MOV      #14,TSTNO
2050 013714 012737 014022 001216      MOV      #TST15,NEXT
2051
2052 013722 104412      MSTCLR          ;R1 CONTAINS BASE DMC11 ADDRESS
2053 013724 005061 000004      CLR      4(R1)      ;MASTER CLEAR DMC11
2054 013730 104414      ROMCLK          ;CLEAR PORT4
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086 014022 012737 000015 001226      TST15:  MOV      #15,TSTNO
2087 014030 012737 014174 001216      MOV      #TST16,NEXT
2088
2089 014036 104412      MSTCLR          ;R1 CONTAINS BASE DMC11 ADDRESS
2090 014040 005061 000004      CLR      4(R1)      ;MASTER CLEAR DMC11
2091 014044 104414      ROMCLK          ;CLEAR PORT4
2092 014046 122117      CLR      TEMP      ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2093 014050 004737 033374      122117      JSR      PC,CLRIO    ;PUT LINE UNIT IN BITSTUFF MODE
2094 014054 012711 004000      MOV      #BIT11,(R1) ;DO THIS AFTER MODE IS SET
2095 014060 012761 000001 000004      MOV      #1,4(R1)    ;SET LINE UNIT LOOP
2096 014066 104414      ROMCLK          ;LOAD PORT4 WITH BIT0
2097 014070 122111      CLR      TEMP      ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2098 014072 104414      122111      JSR      PC,CLRIO    ;SET SOM
2099 014074 122110      ROMCLK          ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2100 014076 004737 032044      122110      JSR      PC,OCOR     ;LOAD OUT DATA SILO
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
```

```
2055 013732 122117      122117      JSR      PC,CLRIO    ;PUT LINE UNIT IN BITSTUFF MODE
2056 013734 004737 033374      MOV      PC,CLRIO    ;DO THIS AFTER MODE IS SET
2057 013740 012711 004000      MOV      #BIT11,(R1) ;SET LINE UNIT LOOP
2058 013744 012761 000001 000004      MOV      #1,4(R1)    ;LOAD PORT4 WITH BIT0
2059 013752 104414      ROMCLK          ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2060 013754 122111      122111      JSR      PC,CLRIO    ;SET SOM
2061 013756 104414      ROMCLK          ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2062 013758 122110      122110      JSR      PC,CLRIO    ;LOAD OUT DATA SILO
2063 013762 104416 000002      TIMER, 2          ;WAIT FOR OCOR
2064 013766 012702 000017      MOV      #17,R2     ;SAVE ADDRESS FOR TYPEOUT
2065 013772 104414      ROMCLK          ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2066 013774 021364      021364      CLR      TEMP      ;PORT4_LU 17
2067 013776 016104 000004      MOV      4(R1),R4    ;PUT "FOUND" IN R4
2068 014002 042704 000357      BIC      #57,R4      ;CLEAR UNWANTED BITS
2069 014006 012705 000020      MOV      #20,R5     ;PUT "EXPECTED" IN R5
2070 014012 120504      CMP      R5,R4       ;IS OCOR SET?
2071 014014 001401      BEQ      18          ;BR IF YES
2072 014016 104005      HLT      5           ;BR IF YES
2073 014020
2074 014020 104400      18:      SCOPE          ;SCOPE THIS TEST
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086 014022 012737 000015 001226      TST15:  MOV      #15,TSTNO
2087 014030 012737 014174 001216      MOV      #TST16,NEXT
2088
2089 014036 104412      MSTCLR          ;R1 CONTAINS BASE DMC11 ADDRESS
2090 014040 005061 000004      CLR      4(R1)      ;MASTER CLEAR DMC11
2091 014044 104414      ROMCLK          ;CLEAR PORT4
2092 014046 122117      CLR      TEMP      ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2093 014050 004737 033374      122117      JSR      PC,CLRIO    ;PUT LINE UNIT IN BITSTUFF MODE
2094 014054 012711 004000      MOV      #BIT11,(R1) ;DO THIS AFTER MODE IS SET
2095 014060 012761 000001 000004      MOV      #1,4(R1)    ;SET LINE UNIT LOOP
2096 014066 104414      ROMCLK          ;LOAD PORT4 WITH BIT0
2097 014070 122111      CLR      TEMP      ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2098 014072 104414      122111      JSR      PC,CLRIO    ;SET SOM
2099 014074 122110      ROMCLK          ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2100 014076 004737 032044      122110      JSR      PC,OCOR     ;LOAD OUT DATA SILO
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2101 014102 104415 000002      DATACLK, 2       ;CLOCK DATA FOUR TIMES
2102 014106 012702 000011      MOV      #11,R2     ;SAVE ADDRESS FOR TYPEOUT
2103 014112 104414      ROMCLK          ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2104 014114 021224      021224      CLR      TEMP      ;PORT4_LU 11
2105 014116 016104 000004      MOV      4(R1),R4    ;PUT "FOUND" IN R4
2106 014122 042704 000257      BIC      #257,R4     ;CLEAR UNWANTED BITS
2107 014126 012705 000120      MOV      #120,R5    ;PUT "EXPECTED" IN R5
2108 014132 120504      CMP      R5,R4       ;IS ACTIVE SET?
2109 014134 001401      BEQ      18          ;BR IF YES
2110 014136 104005      HLT      5           ;BR IF YES
```

```
2111 014140 181
2112 014140 012702 000013
2113 014144 104414
2114 014146 071264
2115 014150 016104 000004
2116 014154 042704 000337
2117 014160 012705 000040
2118 014164 120504
2119 014166 001401
2120 014170 104005
2121 014172
2122 014172 104400 281
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134 014174 012737 000016 001226 TST16:
2135 014202 012737 014406 001216
2136
2137 014210 104412
2138 014212 005061 000004
2139 014216 104414
2140 014220 122117
2141 014222 004737 033374
2142 014226 012711 004000
2143 014232 012761 000001 000004
2144 014240 104414
2145 014242 122111
2146 014244 104414
2147 014246 122110
2148 014250 004737 032044
2149 014254 104415 000002
2150 014250 012761 000200 000004
2151 014266 104414
2152 014270 122111
2153 014272 104415 000001
2154 014276 012702 000017
2155 014302 104414
2156 014304 071364
2157 014306 016104 000004
2158 014312 042704 000357
2159 014316 005005
2160 014320 120504
2161 014322 001401
2162 014324 104005
2163 014326 181
2164 014326 012702 000013
2165 014332 104414
2166 014334 021264

MOV #13,R2 ;SAVE ADDRESS FOR TYPEOUT
ROMCLK 021264 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
;PORT4_LU 13
MOV 4(R1),R4 ;PUT EXPECTED IN R4
;R3,R4 ;CLEAR UNWANTED BITS
MOV #R15,R5 ;PUT "EXPECTED" IN R5, RTS SHOULD BE SET
CMPB R5,R4 ;IS RTS OK?
BEQ 28 ;BR IF YES
HLT 5 ;RTS ERROR

SCOPE ;SCOPE THIS TEST

;***** TEST 16 *****
;TEST OF OUT CLEAR
;SET SOM AND LOAD OUT DATA SILO
;SINGLE STFP DATA CLOCK, SET OUT CLEAR
;VERIFY THAT OCOR,RTS, AND ACTIVE ARE CLEARED
;*****

; TEST 16
;-----
TST16: MOV #16,TSTNO
MOV #TST17,NEXT
MSTCLR ;R1 CONTAINS BASE DMC11 ADDRESS
CLR 4(R1) ;MASTER CLEAR DMC11
ROMCLK 122117 ;CLEAR PORT4
;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
JSR PC,CLRIO ;PUT LINE UNIT IN BITSTUFF MODE
MOV #BIT11,(R1) ;DO THIS AFTER MODE IS SET
;SET LINE UNIT LOOP
MOV #1,4(R1) ;LOAD PORT4 WITH R10
ROMCLK 122111 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
122110 ;SET SOM
122110 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
JSR PC,OCOR ;LOAD OUT DATA SILO
;WAIT FOR OCOR
DATAACLK, 2 ;CLOCK DATA FOUR TIMES
MOV #BIT7,4(R1) ;SET BIT7 IN PORT4
ROMCLK 122111 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
;SET OUT CLEAR
DATAACLK, 1 ;GIVE A TICK TO CLEAR RTS
MOV #17,R2 ;SAVE ADDRESS FOR TYPEOUT
ROMCLK 021364 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
;PORT4_LU 17
MOV 4(R1),R4 ;PUT "FOUND" IN R4
;R3,R4 ;CLEAR UNWANTED BITS
CLR R5 ;PUT "EXPECTED" IN R5
CMPB R5,R4 ;IS OCOR CLEARED?
BEQ 18 ;BR IF YES
HLT 5

MOV #13,R2 ;SAVE ADDRESS FOR TYPEOUT
ROMCLK 021264 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
;PORT4_LU 13
```

```
2167 014336 016104 000004
2168 014342 042704 000337
2169 014346 005005
2170 014350 120504
2171 014352 001401
2172 014354 104005
2173 014356
2174 014356 012702 000011
2175 014362 104414
2176 014364 021224
2177 014366 016104 000004
2178 014372 012705 000020
2179 014376 120504
2180 014400 001401
2181 014402 104005
2182 014404
2183 014404 104400 381
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197 014406 012737 000017 001226 TST17:
2198 014414 012737 014670 001216
2199
2200 014422 104412
2201 014424 005061 000004
2202 014430 104414
2203 014432 122117
2204 014434 004737 033374
2205 014440 005037 033612
2206 014444 012711 004000
2207 014450 004737 032176
2208 014454 012761 000001 000004
2209 014462 104414
2210 014464 122111
2211 014466 104414
2212 014470 122110

MOV 4(R1),R4 ;PUT EXPECTED IN R4
;R3,R4 ;CLEAR UNWANTED BITS
CLR R5 ;PUT "EXPECTED" IN R5, RTS SHOULD BE CLEARED
CMPB R5,R4 ;IS RTS OK?
BEQ 28 ;BR IF YES
HLT 5 ;RTS ERROR

MOV #11,R2 ;SAVE ADDRESS FOR TYPEOUT
ROMCLK 021224 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
;PORT4_LU11
MOV 4(R1),R4 ;PUT "FOUND" IN R4
MOV #BIT4,R5 ;ONLY OUT READY SHOULD BE SET
CMPB R5,R4 ;IS ACTIVE CLEAR?
BEQ 38 ;BR IF YES
HLT 5 ;ERROR ACTIVE NOT CLEARED

SCOPE ;SCOPE THIS TEST

;***** TEST 17 *****
;BITSTUFF TRANSMITTER TEST
;SINGLE CLOCK THE CHARACTER 0
;CHECK FLAG AND DATA IN THE BIT WINDOW
;VERIFY EACH BIT POSITION AS IT
;PASSES THE BIT WINDOW (SI BIT)
;ON AN ERROR, R3 CONTAINS BIT POSITION OF FAILURE
;*****

; TEST 17
;-----
TST17: MOV #17,TSTNO
MOV #TST20,NEXT
MSTCLR ;R1 CONTAINS BASE DMC11 ADDRESS
CLR 4(R1) ;MASTER CLEAR DMC11
ROMCLK 122117 ;CLEAR PORT4
;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
JSR PC,CLRIO ;PUT LINE UNIT IN BITSTUFF MODE
CLR BITCON ;DO THIS AFTER MODE IS SET
;CONSECUTIVE 1'S COUNTER INIT TO 0
MOV #BIT11,(R1) ;SET LINE UNIT LOOP
JSR PC,OUTRDY ;WAIT FOR OUT-READY
MOV #1,4(R1) ;SET BIT0 IN PORT4
ROMCLK 122111 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
122110 ;SET SOM
122110 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
;LOAD GARRAGE CHAR

MOV #0,R5 ;LOAD CHARACTER IN R5 FOR TYPEOUT
JSR PC,OUTRDY ;WAIT FOR OUT-READY
MOV #R5,4(R1) ;LOAD PORT4 WITH CHARACTER

ROMCLK 122110 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
122110 ;LOAD OUT DATA
JSR PC,OCOR ;WAIT FOR OCOR TO SET
CLR R3 ;CLEAR BIT COUNTER
MOV #R5,R2 ;LOAD CHARACTER IN R2
DATAACLK, 2 ;2 TICKS TO SET UP TRANSMITTER
MOV #B<01111110>,TEMP3 ;PUT FLAG CHARACTER IN TEMP3
```

```

2223 014534 104415 000001          648:  DATACLK,      1      ;CLOCK FLAG ONCE
2224 014540 106037 001252          RORB  TEMP3          ;SHIFT SOFT FLAG
2225 014544 103405                    RCS  658             ;BR IF BIT IS MARK
2226 014546 004737 032012          JSR  PC,GETSI       ;LOOK AT BIT WINDOW
2227 014552 103006                    RCC  668             ;BR IF OK
2228 014554 104026                    HLT  26             ;ERROR IN FLAG CHAR
2229 014556 000404                    BR   668
2230 014560 004737 032012          JSR  PC,GETSI       ;LOOK AT BIT WINDOW
2231 014564 103401                    BCS  668             ;BR IF OK
2232 014566 104026                    HLT  26             ;ERROR IN FLAG CHAR
2233 014570 005203                    INC  R3              ;INC BIT COUNT
2234 014572 022703 000010          CMP  #10,R3         ;FLAG DONE YET?
2235 014576 001356                    BNE  648             ;BR IF NO
2236 014600 005003                    CLR  R3              ;CLEAR BIT COUNT
2237 014602 104415 000001          18:  DATACLK,      1      ;SHIFT NEXT BIT IN THE WINDOW (SI BIT)
2238 014606 106002                    RORB  R2             ;SHIFT NEXT SOFTWARE BIT IN TO CARRY
2239 014610 103005                    RCC  28              ;BR IF CARRY CLEAR
2240 014612 004737 032012          JSR  PC,GETSI       ;GET THE WINDOW
2241 014616 103406                    BCS  38              ;BR IF BIT IS A MARK
2242 014620 104006                    HLT  6              ;ERROR BIT WAS A SPACE
2243 014622 000404                    BR   38              ;CONTINUE WITH TEST
2244 014624 004737 032012          JSR  PC,GETSI       ;GET THE WINDOW
2245 014630 103001                    RCC  38              ;BR IF BIT IS A SPACE
2246 014632 104006                    HLT  6              ;ERROR BIT WAS A MARK
2247 014634
2248 014634 005203                    INC  R3              ;NEXT BIT
2249 014636 022703 000010          CMP  #10,R3         ;DONE YET?
2250 014642 001357                    BNE  18              ;BR IF NO
2251 014644 104415 000014          DATACLK,          14      ;CLOCK TRANSMITTER 14 MORE TICKS
2252 014650 104414                    ROMCLK          ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2253 014652 021264                    021264             ;PORT4_LU-13
2254 014654 032761 000040 000004          BIT  #BITS,4(R1)    ;RTS SHOULD BE CLEAR NOW
2255 014662 001401                    BEQ  48              ;BR IF YES
2256 014664 104034                    HLT  34             ;ERROR, RTS NOT CLEAR
2257 014666 104400          48:  SCOPE              ;SCOPE THIS TEST
2258
2259
2260
2261
2262
2263
2264
2265
2266
2267
2268
2269
2270

```

```

;***** TEST 20 *****
;BITSTUFF TRANSMITTER TEST
;SINGLE CLOCK THE CHARACTER 125
;CHECK FLAG AND DATA IN THE BIT WINDOW
;VERIFY EACH BIT POSITION AS IT
;PASSES THE BIT WINDOW (SI BIT)
;ON AN ERROR, R3 CONTAINS BIT POSITION OF FAILURE
;*****

```

```

; TEST 20
;-----
2271 014670 012737 000020 001226          TST20: MOV  #20,TSTNO
2272 014676 012737 015152 001216          MOV  #TST21,NEXT
2273
2274 014704 104412                    MSTCLR          ;R1 CONTAINS BASE DMC11 ADDRESS
2275 014706 005061 000004          CLR  4(R1)        ;MASTER CLEAR DMC11
2276 014712 104414                    ROMCLK          ;CLEAR PORT4
2277 014714 122117                    122117          ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2278 014716 004737 033374          JSR  PC,CLRIO     ;PUT LINE UNIT IN BITSTUFF MODE
;DO THIS AFTER MODE IS SET

```

```

2279 014722 005037 033612                    CLR  BITCON        ;CONSECUTIVE 1'S COUNTER INIT TO 0
2280 014726 012711 004000          MOV  #BIT11,(R1)   ;SET LINE UNIT LOOP
2281 014732 004737 032176          JSR  PC,OUTRDY     ;WAIT FOR OUT-READY
2282 014736 012761 000001 000004          MOV  #1,4(R1)     ;SET BIT0 IN PORT4
2283 014744 104414                    ROMCLK          ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2284 014746 122111                    122111          ;SET SOMI
2285 014750 104414                    ROMCLK          ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2286 014752 122110                    122110          ;LOAD GARBAGE CHAR
2287 014754 012705 000125          MOV  #125,R5 ;LOAD CHARACTER IN R5 FOR TYPEOUT
2288 014760 004737 032176          JSR  PC,OUTRDY     ;WAIT FOR OUT-READY
2289 014764 010561 000004          MOV  R5,4(R1)     ;LOAD PORT4 WITH CHARACTER
2290 014770 104414                    ROMCLK          ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2291 014772 122110                    122110          ;LOAD OUT DATA
2292 014774 005003                    JSR  PC,OCUR       ;WAIT FOR OCOR TO SET
2293 015000 005003                    CLR  R3             ;CLEAR BIT COUNTER
2294 015002 010502                    MOV  R5,R2         ;LOAD CHARACTER IN R2
2295 015004 104115 000002          DATACLK,          2      ;2 TICKS TO SET UP TRANSMITTER
2296 015010 012737 000176 001252          MOV  #*B<01111110>,TEMP3 ;PUT FLAG CHARACTER IN TEMP3
2297 015016 104415 000001          DATACLK,          1      ;CLOCK FLAG ONCE
2298 015022 106037 001252          RORB  TEMP3        ;SHIFT SOFT FLAG
2299 015026 103405                    BCS  658             ;BR IF BIT IS MARK
2300 015030 004737 032012          JSR  PC,GETSI       ;LOOK AT BIT WINDOW
2301 015034 103006                    BCC  668             ;BR IF OK
2302 015036 104026                    HLT  26             ;ERROR IN FLAG CHAR
2303 015040 000404                    BR   668
2304 015042 004737 032012          JSR  PC,GETSI       ;LOOK AT BIT WINDOW
2305 015046 103401                    BCS  668             ;BR IF OK
2306 015050 104026                    HLT  26             ;ERROR IN FLAG CHAR
2307 015052 005203                    INC  R3              ;INC BIT COUNT
2308 015054 022703 000010          CMP  #10,R3         ;FLAG DONE YET?
2309 015060 001356                    BNE  648             ;BR IF NO
2310 015062 005003                    CLR  R3              ;CLEAR BIT COUNT
2311 015064 104415 000001          18:  DATACLK,      1      ;SHIFT NEXT BIT IN THE WINDOW (SI BIT)
2312 015070 106002                    RORB  R2             ;SHIFT NEXT SOFTWARE BIT IN TO CARRY
2313 015072 103005                    BCC  28              ;BR IF CARRY CLEAR
2314 015074 004737 032012          JSR  PC,GETSI       ;GET THE WINDOW
2315 015100 103406                    BCS  38              ;BR IF BIT IS A MARK
2316 015102 104006                    HLT  6              ;ERROR BIT WAS A SPACE
2317 015104 000404                    BR   38              ;CONTINUE WITH TEST
2318 015106 004737 032012          JSR  PC,GETSI       ;GET THE WINDOW
2319 015112 103001                    RCC  38              ;BR IF BIT IS A SPACE
2320 015114 104006                    HLT  6              ;ERROR BIT WAS A MARK
2321 015116
2322 015116 005203                    INC  R3              ;NEXT BIT
2323 015120 022703 000010          CMP  #10,R3         ;DONE YET?
2324 015124 001357                    BNE  18              ;BR IF NO

```

```

2325 015126 104415 000014          DATACLK,          14      ;CLOCK TRANSMITTER 14 MORE TICKS
2326 015132 104414                    ROMCLK          ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2327 015134 021264                    021264          ;PORT4_LU-13
2328 015136 032761 000040 000004          BIT  #BITS,4(R1)    ;RTS SHOULD BE CLEAR NOW
2329 015144 001401                    BEQ  48              ;BR IF YES
2330 015146 104034                    HLT  34             ;ERROR, RTS NOT CLEAR
2331 015150 104400          48:  SCOPE              ;SCOPE THIS TEST
2332
2333
2334

```

```

;***** TEST 21 *****

```

```
2335 ;*BITSTUFF TRANSMITTER TEST
2336 ;*SINGLE CLOCK THE CHARACTER 252
2337 ;*CHECK FLAG AND DATA IN THE BIT WINDOW
2338 ;*VERIFY EACH BIT POSITION AS IT
2339 ;*PASSES THE BIT WINDOW (SI BIT)
2340 ;*ON AN ERROR, R3 CONTAINS BIT POSITION OF FAILURE
2341 ;*****
2342 ; TEST 21
2343 ;-----
2344
2345 015152 012737 000021 001226 TST21: MOV #21,TSTNO
2346 015160 012737 015434 001216 MOV #TST22,NEXT
2347
2348 015166 104412 MSTCLR ;R1 CONTAINS BASE DMC11 ADDRESS
2349 015170 005061 CLR ;MASTER CLEAR DMC11
2350 015174 104414 ROMCLK ;CLEAR PORT4
2351 015176 122117 122117 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2352 015200 004737 033374 JSR PC,CLRIO ;PUT LINE UNIT IN BITSTUFF MODE
2353 015204 005037 033612 CLR BITCON ;DO THIS AFTER MODE IS SET
2354 015210 012711 004000 MOV #BIT11,(R1) ;CONSECUTIVE 1'S COUNTER INIT TO 0
2355 015214 004737 032176 JSR PC,OUTRDY ;SET LINE UNIT LOOP
2356 015220 012761 000001 000004 MOV #1,4(R1) ;WAIT FOR OUT-READY
2357 015226 104414 ROMCLK ;SET BIT0 IN PORT4
2358 015230 122111 122111 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2359 015232 104414 ROMCLK ;SET SOM1
2360 015234 122110 122110 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2361 015236 012705 000252 MOV #252,R5 ;LOAD GARBAGE CHAR
2362 015242 004737 032176 JSR PC,OUTRDY ;LOAD CHARACTER IN R5 FOR TYPEDOUT
2363 015246 010561 000004 MOV R5,4(R1) ;WAIT FOR OUT-READY
2364 015252 104414 ROMCLK ;LOAD PORT4 WITH CHARACTER
2365 015254 122110 122110 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2366 015256 004737 032044 JSR PC,OCOR ;LOAD OUT DATA
2367 015262 005003 CLR R3 ;WAIT FOR OCOR TO SET
2368 015264 010502 MOV R5,R2 ;CLEAR BIT COUNTER
2369 015266 104415 000002 DATAACLK, 2 ;LOAD CHARACTER IN R2
2370 015272 012737 000176 001252 MOV #B<01111110>,TEMP3 ;2 TICKS TO SET UP TRANSMITTER
2371 015300 104415 000001 648: DATAACLK, 1 ;PUT FLAG CHARACTER IN TEMP3
2372 015304 106037 001252 RORB TEMP3 ;CLOCK FLAG ONCE
2373 015310 103405 BCS 656 ;SHIFT SOFT FLAG
2374 015312 004737 032012 JSR PC,GETSI ;BR IF BIT IS MARK
2375 015316 103006 BCC 666 ;LOOK AT BIT WINDOW
2376 015320 104026 HLT 26 ;BR IF OK
2377 015322 000404 BR 666 ;ERROR IN FLAG CHAR
2378 015324 004737 032012 658: JSR PC,GETSI ;LOOK AT BIT WINDOW
2379 015330 103401 BCS 666 ;BR IF OK
2380 015332 104026 HLT 26 ;ERROR IN FLAG CHAR
2381 015334 005203 668: INC R3 ;INC BIT COUNT
2382 015336 022703 000010 CMP #10,R3 ;FLAG DONE YET?
2383 015342 001356 BNE 648 ;BR IF NO
2384 015344 005003 CLR R3 ;CLEAR BIT COUNT
2385 015346 104415 000001 18: DATAACLK, 1 ;SHIFT NEXT BIT IN THE WINDOW (SI BIT)
2386 015352 106002 RORB R2 ;SHIFT NEXT SOFTWARE BIT IN TO CARRY
2387 015354 103005 BCC 28 ;BR IF CARRY CLEAR
2388 015356 004737 032012 JSR PC,GETSI ;GET THE WINDOW
2389 015362 103406 BCS 36 ;BR IF BIT IS A MARK
2390 015364 104006 HLT 6 ;ERROR BIT WAS A SPACE
```

```
2391 015366 000404 BR 38 ;CONTINUE WITH TEST
2392 015370 004737 032012 28: JSR PC,GETSI ;GET THE WINDOW
2393 015374 103001 BCC 38 ;BR IF BIT IS A SPACE
2394 015376 104006 HLT 6 ;ERROR BIT WAS A MARK
2395 015400 38:
2396 015400 005203 INC R3 ;NEXT BIT
2397 015402 022703 000010 CMP #10,R3 ;DONE YET?
2398 015404 001357 BNE 18 ;BR IF NO
2399 015410 104415 000014 DATAACLK, 14 ;CLOCK TRANSMITTER 14 MORE TICKS
2400 015414 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2401 015416 021264 021264 ;PORT4_LU=13
2402 015420 032761 000040 000004 BIT #BITS,4(R1) ;RTS SHOULD BE CLEAR NOW
2403 015426 001401 BEQ 48 ;BR IF YES
2404 015430 104034 HLT 34 ;ERROR, RTS NOT CLEAR
2405 015432 104400 48: SCOPE ;SCOPE THIS TEST
2406
2407
2408 ;***** TEST 22 *****
2409 ;*BIT STUFF TEST
2410 ;*THIS TEST CHECKS ZERO BIT STUFFING OF
2411 ;* THE TRANSMITTER IN THE BIT WINDOW
2412 ;*****
2413 ; TEST 22
2414 ;-----
2415
2416 015434 012737 000022 001226 TST22: MOV #22,TSTNO
2417 015442 012737 015744 001216 MOV #TST23,NEXT
2418
2419 015450 104412 MSTCLR ;R1 CONTAINS BASE DMC11 ADDRESS
2420 015452 005061 CLR ;MASTER CLEAR DMC11
2421 015456 104414 ROMCLK ;CLEAR PORT4
2422 015460 122117 122117 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2423 015462 004737 033374 JSR PC,CLRIO ;PUT LINE UNIT IN BITSTUFF MODE
2424 015466 012711 004000 MOV #BIT11,(R1) ;DO THIS AFTER MODE IS SET
2425 015472 004737 032176 JSR PC,OUTRDY ;SET LU LOOP
2426 015476 012761 000001 000004 MOV #1,4(R1) ;WAIT FOR OUT-READY
2427 015504 104414 ROMCLK ;SET BIT0 IN PORT4
2428 015506 122111 122111 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2429 015510 104414 ROMCLK ;SET SOM1
2430 015512 122110 122110 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2431 015514 004537 033332 JSR R5,MESLD ;LOAD GARBAGE CHAR
2432 015520 033640 STUFDI ;LOAD OUT SILO DATA
2433 015522 000024 20, ;MESSAGE ADDRESS
2434 015524 012704 033640 MOV #STUFDI,R4 ;NUMBER OF CHARACTERS
2435 015530 005003 CLR R3 ;R4=CHARACTER POINTER
2436 015532 012700 000006 MOV #6,R0 ;R3= BIT COUNTER
2437 ;BIT COUNTER FOR FLAG CHARACTER
2437 015536 104415 000002 DATAACLK, 2 ;SET UP TRANSMITTER
2438 015542 012737 000176 001252 MOV #B<01111110>,TEMP3 ;PUT FLAG CHARACTER IN TEMP3
2439 015550 104415 000001 648: DATAACLK, 1 ;CLOCK FLAG ONCE
2440 015554 106037 001252 RORB TEMP3 ;SHIFT SOFT FLAG
2441 015560 103405 BCS 656 ;BR IF BIT IS MARK
2442 015562 004737 032012 JSR PC,GETSI ;BR IF RIT IS MARK
2443 015566 103006 BCC 666 ;LOOK AT BIT WINDOW
2444 015570 104026 HLT 26 ;BR IF OK
2445 015572 000404 BR 666 ;ERROR IN FLAG CHAR
2446 015574 004737 032012 658: JSR PC,GETSI ;LOOK AT BIT WINDOW
```

```

2447 015600 103401 HCS 666 ;RR IF OK
2448 015602 104026 HLT 26 ;ERROR IN FLAG CHAR
2449 015604 005203 INC R3 ;INC BIT COUNT
2450 015606 022703 CMP #10,R3 ;FLAG DONE YET?
2451 015612 001356 BNE 648 ;RR IF NO
2452 015614 005003 CLR R3 ;CLEAR BIT COUNT
2453 015616 012700 MOV #20,R0 ;R0=CHARACTER COUNTER
2454 015622 005037 CLP BITCON ;CLEAR BIT STUFF COUNTER
2455 015626 112405 MOV# (R4)+,R5 ;LOAD CHARACTER IN R5
2456 015630 010502 MOV R5,R2 ;LOAD CHARACTER IN R2
2457 015632 104415 DATACLK, 1 ;SHIFT DTAT ONCE
2458 015636 106002 RORR R2 ;SHIFT SOFT DATA
2459 015640 103407 BCS 58 ;RR IF CAPRY SET
2460 015642 005037 CLR BITCON ;CLEAR BIT STUFF COUNTER
2461 015646 004737 JSR PC,GETSI ;LOOK AT WINDOW
2462 015652 103010 RCC 68 ;RR IF SPACE
2463 015654 104006 HLT 6 ;ERROR, WINDOW WAS A MARK
2464 015656 000406 BR 68 ;CONTINUE
2465 015660 005237 INC BITCON ;ADD 1 TO BIT STUFF COUNTER
2466 015664 004737 JSR PC,GETSI ;LOOK AT WINDOW
2467 015670 103401 BCS 68 ;BR IF MARK
2468 015672 104006 HLT 6 ;ERROR, WINDOW WAS A SPACE
2469 015674 022737 CMP #5,BITCON ;HAVE THERE BEEN 5 1'S IN A ROW
2470 015702 001010 BNE 78 ;BR IF NO
2471 015704 005037 CLR BITCON ;IF YES CLR BIT STUFF COUNTER
2472 015710 104415 DATACLK, 1 ;AND CLOCK TRANSMITTER ONCE
2473 015714 004737 JSR PC,GETSI ;CHECK WINDOW FOR A ZERO STUFF1
2474 015720 103001 RCC 78 ;BR IF WINDOW IS A SPACE
2475 015722 104030 HLT 30 ;ERROR, TRANSMITTER DID NOT STUFF A ZERO
2476 015724 005203 INC R3 ;BUMP BIT COUNTER
2477 015726 022703 CMP #10,R3 ;DONE THIS CHARACTER YET?
2478 015732 001337 BNE 48 ;RR IF NO
2479 015734 005003 CLR R3 ;RESTART BIT COUNTER AT ZERO
2480 015736 005300 DEC R0 ;DEC CHARACTER COUNTER
2481 015740 001332 BNE 38 ;BR IF NOT DONE YET
2482 015742 104400 SCOPE 88 ;SCOPE THIS TEST
2483
2484
2485 ;***** TEST 23 *****
2486 ;BITSTUFF TRANSMITTER TEST
2487 ;SINGLE CLOCK THE CHARACTER 377
2488 ;CHECK FLAG AND DATA IN THE BIT WINDOW
2489 ;VERIFY EACH BIT POSITION AS IT
2490 ;PASSES THE BIT WINDOW (SI BIT)
2491 ;ON AN ERROR, R3 CONTAINS BIT POSITION OF FAILURE
2492 ;*****
2493
2494 ; TEST 23
2495 ;-----
2496 015744 012737 MOV #23,TSTNO
2497 015752 012737 MOV #TST24,NEXT
2498
2499 MSTRCLR ;R1 CONTAINS BASE DMC11 ADDRESS
2500 CLR 4(R1) ;MASTER CLEAR DMC11
2501 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2502 122117 ;PUT LINE UNIT IN BITSTUFF MODE

```

```

2503 015772 004737 JSR PC,CLRIO ;DO THIS AFTER MODE IS SET
2504 015776 005037 CLR BITCON ;CONSECUTIVE 1'S COUNTER INIT TO 0
2505 016002 112711 MOV #BIT11,(R1) ;SET LINE UNIT LOOP
2506 016006 004737 JSR PC,OUTRDY ;WAIT FOR OUT-READY
2507 016012 012761 MOV #1,4(R1) ;SET BIT0 IN PORT4
2508 016020 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2509 016022 122111 122111 ;SET SOMI
2510 016024 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2511 016026 122110 122110 ;LOAD GARBAGE CHAR
2512 016030 012705 MOV #377,R5 ;LOAD CHARACTER IN R5 FOR TYPEOUT
2513 016034 010537 MOV R5,58 ;LOAD CHAR FOR STUFF CHECK
2514 016040 004737 JSR PC,OUTRDY ;WAIT FOR OUT-READY
2515 016044 010561 MOV R5,4(R1) ;LOAD PORT4 WITH CHARACTER
2516 016050 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2517 016052 122110 122110 ;LOAD OUT DATA
2518 016054 004737 JSR PC,OCOR ;WAIT FOR OCOR TO SET
2519 016060 005003 CLR R3 ;CLEAR BIT COUNTER
2520 016062 010502 MOV R5,R2 ;LOAD CHARACTER IN R2
2521 016064 104415 DATACLK, 2 ;2 TICKS TO SET UP TRANSMITTER
2522 016070 012737 MOV #B<01111110>,TEMP3 ;PUT FLAG CHARACTER IN TEMP3
2523 016076 104415 DATAACLK, 1 ;CLOCK FLAG ONCE
2524 016102 106037 RORR TEMP3 ;SHIFT SOFT FLAG
2525 016106 103405 BCS 658 ;BR IF BIT IS MARK
2526 016110 004737 JSR PC,GETSI ;LOOK AT BIT WINDOW
2527 016114 103006 BCC 668 ;BR IF OK
2528 016116 104026 HLT 26 ;ERROR IN FLAG CHAR
2529 016120 000404 BR 668
2530 016122 004737 JSR PC,GETSI ;LOOK AT BIT WINDOW
2531 016126 103401 BCS 668 ;BR IF OK
2532 016130 104026 HLT 26 ;ERROR IN FLAG CHAR
2533 016132 005203 INC R3 ;INC BIT COUNT
2534 016134 022703 CMP #10,R3 ;FLAG DONE YET?
2535 016140 001356 BNE 648 ;RR IF NO
2536 016142 005003 CLR R3 ;CLEAR BIT COUNT
2537 016144 005037 CLP BITCON ;CLEAR BIT STUFF COUNTER
2538 016150 104415 DATACLK, 1 ;SHIFT NEXT BIT IN THE WINDOW (SI BIT)
2539 016154 106002 RORR R2 ;SHIFT NEXT SOFTWARE BIT IN TO CARRY
2540 016156 103005 BCC 28 ;BR IF CARRY CLEAR
2541 016160 004737 JSR PC,GETSI ;GET THE WINDOW
2542 016164 103406 BCS 38 ;BR IF BIT IS A MARK
2543 016166 104006 HLT 6 ;ERROR BIT WAS A SPACE
2544 016170 000404 BR 38 ;CONTINUE WITH TEST
2545 016172 004737 JSR PC,GETSI ;GET THE WINDOW
2546 016176 103001 BCC 38 ;BR IF BIT IS A SPACE
2547 016200 104006 HLT 6 ;ERROR BIT WAS A MARK
2548 016202
2549 016207 004537 JSR R5,STPFCK ;CHECK FOR BIT STUFF
2550 016206 000377 377 ;DATA CHARACTER
2551 016210 000001 1 ;SHIFT COUNT
2552 016217 010237 MOV R2,58 ;LOAD CHAR FOR STUFF CHECK
2553 016216 005203 INC R3 ;NEXT BIT
2554 016220 022703 CMP #10,R3 ;DONE YET?
2555 016224 001351 BNE 18 ;BR IF NO
2556 016226 104415 DATACLK, 14 ;CLOCK TRANSMITTER 14 MORE TICKS
2557 016237 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2558 016239 021264 021264 ;PORT4_LU=1

```

```
2559 016236 032761 000640 000004 BIT #BIT5,4(R1) ;RTS SHOULD BE CLEAR NOW
2560 016244 001401 BEQ 48 ;BR IF YES
2561 016246 104034 HIT 34 ;ERROR, RTS NOT CLEAR
2562 016250 104400 46: SCOPE ;SCOPE THIS TEST
2563
2564
2565 ;***** TEST 24 *****
2566 ;*BITSTUFF TRANSMITTER TEST
2567 ;*SINGLE CLOCK & BINARY COUNT PATTERN
2568 ;*VERIFY EACH BIT POSITION AS IT
2569 ;*PASSES THE BIT WINDOW (SI BIT)
2570 ;*ON AN ERROR, R3 CONTAINS BIT POSITION OF FAILURE
2571 ;*AND R5 CONTAINS THE CHARACTER THAT FAILED
2572 ;*****
2573
2574 ; TEST 24
2575 ;-----
2576 016252 012737 000024 001226 TST24: MOV #24,TSTNO
2577 016260 012737 016604 001216 MOV #TST25,NEXT
2578
2579 016266 104412 MSTCLR ;R1 CONTAINS BASE DMC11 ADDRESS
2580 016270 005061 000004 CLR 4(R1) ;MASTER CLEAR DMC11
2581 016274 104414 ROMCLK 4(R1) ;CLEAR PORT4
2582 016276 122117 122117 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2583 016300 004737 033374 JSR PC,CLRIO ;PUT LINE UNIT IN BITSTUFF MODE
2584 016304 005037 033612 CLR BITCON ;DO THIS AFTER MODE IS SET
2585 016310 012711 004000 MOV #BIT11,(R1) ;CONSECUTIVE 1'S COUNTER INIT TO 0
2586 016314 005003 CLR R3 ;SET LINE UNIT LOOP
2587 016316 005004 CLR R4 ;R3 CONTAINS BIT COUNT
2588 016320 005005 CLR R5 ;R4 CONTAINS CHAR TO BE LOADED IN SILO
2589 016322 004737 032176 JSR PC,OUTRDY ;R5 CONTAINS CHARACTER CURRENTLY BEING SHIFTED 0
2590 016326 012761 000001 000004 MOV #1,4(R1) ;WAIT FOR OUT-READY
2591 016334 104414 ROMCLK 122111 ;SET BIT0 IN PORT4
2592 016336 122111 122111 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2593 016340 104414 ROMCLK 122110 ;SET SOM1
2594 016342 122110 122110 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2595 016344 004737 032176 JSR PC,OUTRDY ;LOAD GARBAGE CHAR
2596 016350 010461 000004 MOV R4,4(R1) ;WAIT FOR OUT-READY
2597 016354 104414 ROMCLK 122110 ;LOAD PORT4 WITH CHARACTER
2598 016356 122110 122110 ;NEXT WORD IS INSTRUCTION, POMCLK PC=5304
2599 016360 005204 INC R4 ;LOAD OUT DATA
2600 016362 004737 032176 JSR PC,OUTRDY ;INCREMENT TO NEXT CHARACTER
2601 016366 010461 000004 MOV R4,4(R1) ;WAIT FOR OUT-READY
2602 016372 104414 ROMCLK 122110 ;LOAD PORT4 WITH CHARACTER
2603 016374 122110 122110 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2604 016376 004737 032044 JSR PC,OCOR ;LOAD OUT DATA
2605 016402 104415 000002 DATACLK, 2 ;WAIT FOR OCOR TO SET
2606 016406 012737 000176 001252 MOV #B<0111110>,TEMP3 ;2 TICKS TO SET UP TRANSMITTER
2607 016414 104415 000001 648: DATACLK, 1 ;PUT FLAG CHARACTER IN TEMP3
2608 016420 106037 001252 RORB TEMP3 ;CLOCK FLAG ONCE
2609 016424 103405 BCS 658 ;SHIFT SOFT FLAG
2610 016426 004737 032012 JSR PC,GETSI ;BR IF BIT IS MARK
2611 016432 103006 BCC 666 ;LOOK AT BIT WINDOW
2612 016434 104026 HLT 26 ;BR IF OK
2613 016436 000404 BR 666 ;ERROR IN FLAG CHAR
2614 016440 004737 032012 658: JSR PC,GETSI ;LOOK AT BIT WINDOW
```

```
2615 016444 103401 BCS 666 ;BR IF OK
2616 016446 104026 HLT 26 ;ERROR IN FLAG CHAR
2617 016450 005203 668: INC R3 ;ERROR IN FLAG CHAR
2618 016452 022703 000010 CMP #10,R3 ;INC BIT COUNT
2619 016456 001356 BNE 648 ;FLAG DONE YET?
2620 016460 005003 CLR R3 ;BR IF NO
2621 016462 005037 033612 CLR BITCON ;CLEAR BIT COUNT
2622 016466 005003 CLR R3 ;CLEAR BIT STUFF COUNTER
2623 016470 010502 48: MOV R5,R2 ;CLEAR BIT COUNTER
2624 016472 010237 016534 MOV R2,68 ;LOAD CHARACTER IN R2
2625 016476 104415 000001 18: DATACLK, 1 ;LOAD CHAR FOR STUFF CHECK
2626 016502 106002 RORB R2 ;SHIFT NEXT BIT IN THE WINDOW (SI BIT)
2627 016504 103005 BCC 28 ;SHIFT NEXT SOFTWARE BIT IN TO CARRY
2628 016506 004737 032012 JSR PC,GETSI ;BR IF CARRY CLEAR
2629 016512 103406 BCS 38 ;GET THE WINDOW
2630 016514 104006 HLT 6 ;BR IF BIT IS A MARK
2631 016516 000404 BR 38 ;ERROR BIT WAS A SPACE
2632 016520 004737 032012 28: JSR PC,GETSI ;CONTINUE WITH TEST
2633 016524 103001 BCC 38 ;GET THE WINDOW
2634 016526 104006 HLT 6 ;BR IF BIT IS A SPACE
2635 016530 38: ;ERROR BIT WAS A MARK
2636 016530 004537 033474 JSR R5,STFFCK ;CHECK FOR BIT STUFF
2637 016534 000000 68: O ;DATA CHARACTER
2638 016536 000001 I ;SHIFT COUNT
2639 016540 010237 016534 MOV R2,68 ;LOAD CHAR FOR STUFF CHECK
2640 016544 005203 INC R3 ;NEXT BIT
2641 016546 022703 000010 CMP #10,R3 ;DONE YET?
2642 016552 001351 BNE 18 ;BR IF NO
2643 016554 005204 INC R4 ;NEXT CHARACTER
2644 016556 004737 032176 JSR PC,OUTRDY ;BR IF BIT IS A MARK
2645 016562 010461 000004 MOV R4,4(R1) ;ERROR BIT WAS A SPACE
2646 016566 104414 ROMCLK 122110 ;CONTINUE WITH TEST
2647 016570 122110 122110 ;GET THE WINDOW
2648 016572 005205 INC R5 ;BR IF BIT IS A SPACE
2649 016574 022705 000400 CMP #400,R5 ;CONTINUE WITH TEST
2650 016600 001332 BNE 48 ;GET THE WINDOW
2651 016602 104400 58: SCOPE ;BR IF NO
2652 ;SCOPE THIS TEST
2653
2654 ;***** TEST 25 *****
2655 ;*MULTIPLE FLAG AND TRANSMITTER ABORT TEST
2656 ;*LOAD SILO WITH 5 FLAGS AND A CHAR (000)
2657 ;*VERIFY IN THE BIT WINDOW THAT THE FLAGS
2658 ;*AND DATA ARE CORRECT AND FOLLOWED BY AN ABORT
2659 ;*SEQUENCE (8 CONTIGUOUS 1'S)
2660 ;*****
2661
2662 ; TEST 25
2663 ;-----
2664 016604 012737 000025 001226 TST25: MOV #25,TSTNO
2665 016612 012737 017072 001216 MOV #TST26,NEXT
2666
2667 016620 104412 MSTCLR ;R1 CONTAINS BASE DMC11 ADDRESS
2668 016622 005061 000004 CLR 4(R1) ;MASTER CLEAR DMC11
2669 016626 104414 ROMCLK 4(R1) ;CLEAR PORT4
2670 016630 122117 122117 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
;PUT LINE UNIT IN BITSTUFF MODE
```

2671 016637 004737 033374 JSR PC,CLRIO ;DO THIS AFTER MODE IS SET
2672 016634 012711 004000 MOV #BIT11,(R1) ;SET LU LOOP
2673 016642 012700 000005 MOV #5,R0 ;FLAG COUNT
2674 016646 005003 CLR R3 ;CLEAR BIT COUNTER
2675 016650 004737 032176 JSR PC,OUTRDY ;WAIT FOR OUT-READY
2676 016654 012761 000001 000004 MOV #1,4(R1) ;SET BIT0 IN PORT4
2677 016662 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
122111 ;SET SOM1
2678 016664 122111 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2679 016666 104414 122110 ;LOAD GARBAGE CHAR
2680 016670 122110 DEC R0 ;DEC COUNT
2681 016672 005303 BNE 18 ;LOAD ANOTHER
2682 016674 001365 JSR PC,OUTRDY ;WAIT FOR OUTRDY
2683 016676 004737 032176 CLR 4(R1) ;CLEAR PORT4
2684 016702 005061 000004 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
122110 ;LOAD A ZERO
2685 016706 104414 JSR PC,OCOR ;WAIT
2686 016710 122110 MOV #5,R0 ;R0 = FLAG COUNT
2687 016712 004737 032044 DATACLK, 2 ;SET UP TRANSMITTER
2688 016716 012700 000005
2689 016722 104415 000002
2690 016726
2691 016726 012737 000176 001252 MOV #B<01111110>,TEMP3 ;PUT FLAG CHARACTER IN TEMP3
2692 016734 104415 000001 648: DATACLK, 1 ;CLOCK FLAG ONCE
2693 016740 106037 001252 RORR TEMP3 ;SHIFT SOFT FLAG
2694 016744 103405 BCS 658 ;BR IF BIT IS MARK
2695 016746 004737 032012 JSR PC,GETSI ;LOOK AT BIT WINDOW
2696 016752 103006 BCC 668 ;BR IF OK
2697 016754 104026 HLT 26 ;ERROR IN FLAG CHAR
2698 016756 000404 BR 668
2699 016760 004737 032012 JSR PC,GETSI ;LOOK AT BIT WINDOW
2700 016764 103401 BCS 668 ;BR IF OK
2701 016766 104026 HLT 26 ;ERROR IN FLAG CHAR
2702 016770 005203 INC R3 ;INC BIT COUNT
2703 016772 022703 000010 CMP #10,R3 ;FLAG DONE YET?
2704 016776 001356 BNE 648 ;BR IF NO
2705 017000 005003 CLR R3 ;CLEAR BIT COUNT
2706 017002 005300 DEC R0 ;DEC COUNT
2707 017004 001350 BNE 28 ;BR IF NOT DONE
2708 017006 005003 CLR R3 ;R3 = BIT COUNT
2709 017010 005005 CLR R5 ;R5 = "EXPECTED"
2710 017012 104415 000001 38: DATACLK, 1 ;CLOCK ONCE
2711 017016 004737 032012 JSR PC,GETSI ;GO LOOK AT WINDOW
2712 017022 103001 BCC 48 ;BR IF A SPACE
2713 017024 104006 HLT 6 ;ERROR, A MARK WAS SEEN
2714 017026 005203 INC R3 ;INC BIT COUNT
2715 017030 022703 000010 CMP #10,R3 ;DONE YET?
2716 017034 001366 BNE 38 ;BR IF NO
2717 017036 005003 CLR R3 ;CLEAR BIT COUNT
2718 017040 012705 000377 MOV #377,R5 ;R5 = "EXPECTED"
2719 017044 104415 000001 58: DATACLK, 1 ;CLOCK ONCE
2720 017050 004737 032012 JSR PC,GETSI ;LOOK AT WINDOW
2721 017054 103401 BCS 68 ;BR IF A MARK
2722 017056 104033 HLT 33 ;ERROR, A SPACE WAS SEEN
2723 017060 005203 INC R3 ;INC BIT COUNT
2724 017062 022703 000010 CMP #10,R3 ;DONE YET?
2725 017066 001366 BNE 58 ;BR IF NO
2726 017070 104400 SCOPE ;SCOPE THIS TEST

2727
2728
2729
2730 ;***** TEST 26 *****
2731 ;*LEADING ZEROS TEST
2732 ;*VERIFY THAT THE SETTING OF SOM AND EOM TOGETHER
2733 ;*AND THEN SOM ALONE WILL GENERATE 16 LEADING ZEROS
2734 ;*AND A FLAG,THE CHECK IS MADE USING THE BIT WINDOW
2735 ;*****
2736
2737
2738 017072 012737 000026 001226 TST26: MOV #26,TSTND
2739 017100 012737 017312 001216 MOV #TST27,NEXT
2740
2741 017106 104412 ;R1 CONTAINS BASE DMC11 ADDRESS
2742 017110 005061 000004 CLR 4(R1) ;MASTER CLEAR DMC11
2743 017114 104414 ROMCLK ;CLEAR PORT4
2744 017116 122117 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2745 017120 004737 033374 122117 JSR PC,CLRIO ;SET TO BITSTUFF MODE
2746 017124 012711 004000 MOV #BIT11,(R1) ;DO THIS AFTER MODE IS SET
2747 017130 004737 032176 JSR PC,OUTRDY ;SET LU LOOP
2748 017134 012761 000003 000004 MOV #3,4(R1) ;WAIT FOR OUTRDY
2749 017142 104414 ROMCLK ;LOAD PORT4
2750 017144 122111 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2751 017146 104414 122111 ;SET SOM & EOM
2752 017150 122110 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2753 017152 012761 000001 000004 122110 ;GARBAGE CHARACTER
2754 017160 104414 MOV #1,4(R1) ;LOAD PORT4
2755 017162 122111 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2756 017164 104414 122111 ;SET SOM
2757 017166 122110 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2758 017170 104414 122110 ;GARBAGE CHAR
2759 017172 122110 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2760 017174 004737 032044 122110 ;GARBAGE CHAR
2761 017200 005000 JSR PC,OCOR ;WAIT FOR OCOR
2762 017202 104415 000002 CLR R0 ;R0 = BIT COUNT
2763 017206 104415 000001 18: DATACLK,2 ;SET UP TRANSMITTER
2764 017212 004737 032012 JSR PC,GETSI ;SINGLE CLOCK TRANSMITTER
2765 017216 103001 BCC #4 ;LOOK AT BITWINDOW
2766 017220 104041 HLT 41 ;ERROR WINDOW WAS A MARK
2767 017222 005200 INC R0
2768 017224 022700 000020 CMP #16,,R0 ;16 ZEPHS YET?
2769 017230 001366 BNE 18 ;BR IF NO
2770 017232 005003 CLR R3 ;R3 = BIT COUNT
2771 017234 012737 000176 001252 MOV #B<01111110>,TEMP3 ;PUT FLAG CHARACTER IN TEMP3
2772 017242 104415 000001 648: DATACLK, 1 ;CLOCK FLAG ONCE
2773 017246 106037 001252 RORR TEMP3 ;SHIFT SOFT FLAG
2774 017252 103405 BCS 658 ;BR IF BIT IS MARK
2775 017254 004737 032012 JSR PC,GETSI ;LOOK AT BIT WINDOW
2776 017260 103006 BCC 668 ;BR IF OK
2777 017262 104026 HLT 26 ;ERROR IN FLAG CHAR
2778 017264 000404 BR 668
2779 017266 004737 032012 JSR PC,GETSI ;LOOK AT BIT WINDOW
2780 017272 103401 BCS 668 ;BR IF OK
2781 017274 104026 HLT 26 ;ERROR IN FLAG CHAR
2782 017276 005203 INC R3 ;INC BIT COUNT


```
2895 ;*SFT LU LOOP, SINGLE STEP 2 FLAGS AND A NON-FLAG (301)
2896 ;*VERIFY THAT IN ACTIVE IS SET
2897 ;*****
2898
2899 ; TEST 32
2900 ;-----
2901 017656 012737 000032 001226 TST32: MOV #32,TSTNO
2902 017664 012737 017762 001216 MOV #TST33,NEXT
2903
2904 017672 104412 MSTCLR ;R1 CONTAINS BASE DMC11 ADDRESS
2905 017674 005061 CLR 4(R1) ;MASTER CLEAR DMC11
2906 017700 104414 ROMCLK ;CLEAR PORT4
122117 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2907 017702 122117 ;PUT LINE UNIT IN BITSTUFF MODE
2908 017704 004737 JSR PC,CLRIO ;DO THIS AFTER MODE IS SET
2909 017710 012711 MOV #BIT11,(R1) ;SET LINE UNIT LOOP
2910 017714 012702 MOV #12,R2 ;SAVE LU REG FOR TYPEOUT
2911 017720 004737 JSR PC,SYNC ;SINGLE CLOCK 2 SYNC CHARACTERS
2912 017724 000002 2
2913 017726 104415 DATACLK, 33
2914 017732 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
021244 ;PORT4_LU12
2915 017734 021244 MOV 4(R1),R4 ;PUT "FOUND" IN R4
2916 017736 016104 BIC #277,R4 ;CLEAR UNWANTED BITS
2917 017742 042704 MOV #BIT6,R5 ;PUT "EXPECTED" IN R5
2918 017746 012705 CMPB R5,R4 ;IS ACTIVE SET?
2919 017752 120504 BEQ 18 ;BR IF YES
2920 017754 001401 HLT 40 ;ERROR ACTIVE IS NOT SET
2921 017756 104040 ;SCOPE THIS TEST
2922 017760 104400
2923
2924
2925 ;***** TEST 33 *****
2926 ;*IN CLEAR TEST
2927 ;*SYNC UP RECEIVER AND TRANSMIT A CHARACTER
2928 ;*WAIT FOR IN RDY, THEN SET IN CLEAR
2929 ;*VERIFY THAT IN ACTIVE AND IN RDY ARE CLEARED
2930 ;*****
2931
2932 ; TEST 33
2933 ;-----
2934 017762 012737 000033 001226 TST33: MOV #33,TSTNO
2935 017770 012737 020166 001216 MOV #TST34,NEXT
2936
2937 017776 104412 MSTCLR ;R1 CONTAINS BASE DMC11 ADDRESS
2938 020000 005061 CLR 4(R1) ;MASTER CLEAR DMC11
2939 020004 104414 ROMCLK ;CLEAR PORT4
122117 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2940 020006 122117 ;PUT LINE UNIT IN BITSTUFF MODE
2941 020010 004737 JSR PC,CLRIO ;DO THIS AFTER MODE IS SET
2942 020014 012702 MOV #12,R2 ;SAVE REG ADDRESS IN R2 FOR TYPEOUT
2943 020020 012711 MOV #BIT11,(R1) ;SET LINE UNIT LOOP
2944 020024 012761 MOV #1,(R1) ;SET BIT0 IN PORT4
2945 020032 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
122111 ;SET SOMI
2946 020034 122111 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
122110 ;LOAD GARBAGE CHAR
2947 020036 104414 JSR PC,CHARSD ;LOAD SILO WITH CHARACTER
2948 020040 122110 26 ;CHARACTER
2949 020042 004737 032342
2950 020046 000026
```

```
2951 020050 104415 000033 DATACLK, 33 ;SINGLE CLOCK THE DATA
2952 020054 104415 000002 TIMER, 2 ;WAIT FOR INRDY
2953 020060 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
021244 ;PORT4_LU 12
2954 020062 021244 MOV 4(R1),R4 ;PUT "FOUND" IN R4
2955 020064 016104 BIC #357,R4 ;CLEAR UNWANTED BITS
2956 020070 042704 MOV #BIT4,R5 ;PUT "EXPECTED" IN R5
2957 020074 012705 CMPB R5,R4 ;IS INRDY SET?
2958 020100 120504 BEQ 18 ;ERROR, INRDY IS NOT SET
2959 020102 001401 HLT 40
2960 020104 104040
2961 020106
2962 020106 012761 000200 000004 ;LOAD PORT4
2963 020114 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
122112 ;SET IN CLEAR
2964 020116 122112 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
021244 ;PORT4_LU 12
2965 020120 104414 MOV 4(R1),R4 ;PUT "FOUND" IN R4
2966 020122 021244 BIC #277,R4 ;CLEAR UNWANTED BITS
2967 020124 016103 CLR R5 ;PUT "EXPECTED" IN R5
2968 020130 042704 CMPB R5,R4 ;IS IN ACTIVE CLEAR?
2969 020134 005005 BEQ 28
2970 020136 120504 HLT 40 ;ERROR, IN ACTIVE IS NOT CLEAR
2971 020140 001401
2972 020142 104040
2973 020144
2974 020144 016104 000004 ;PUT "FOUND" IN R4
2975 020150 042704 000357 ;CLEAR UNWANTED BITS
2976 020154 005005 CLR R5 ;PUT "EXPECTED" IN R5
2977 020156 120504 CMPB R5,R4 ;IS INRDY CLEARED?
2978 020160 001401 BEQ 38
2979 020162 104040 HLT 40 ;ERROR, INRDY IS NOT CLEARED
2980 020164 104400 ;SCOPE THIS TEST
2981
2982
2983 ;***** TEST 34 *****
2984 ;*BITSTUFF BASIC RECEIVER TEST
2985 ;*SYNC UP RECEIVER AND SINGLE CLOCK THE CHARACTER 0
2986 ;*VERIFY THAT IN RDY IS SET, AND THAT THE CHARACTER WAS RECEIVED
2987 ;*****
2988
2989 ; TEST 34
2990 ;-----
2991 020166 012737 000034 001226 TST34: MOV #34,TSTNO
2992 020174 012737 020334 001216 MOV #TST35,NEXT
2993
2994 020202 104412 MSTCLR ;R1 CONTAINS BASE DMC11 ADDRESS
2995 020204 005061 CLR 4(R1) ;MASTER CLEAR DMC11
2996 020210 104414 ROMCLK ;CLEAR PORT4
122117 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
2997 020212 122117 ;PUT LINE UNIT IN BITSTUFF MODE
2998 020214 004737 JSR PC,CLRIO ;DO THIS AFTER MODE IS SET
2999 020220 012702 MOV #12,R2 ;SAVE REG ADDRESS IN R2 FOR TYPEOUT
3000 020224 012711 MOV #BIT11,(R1) ;SET LINE UNIT LOOP
3001 020230 012761 MOV #1,(R1) ;SET BIT0 IN PORT4
3002 020236 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
122111 ;SET SOMI
3003 020240 122111 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
122110 ;LOAD GARBAGE CHAR
3004 020242 104414 JSR PC,CHARSD ;LOAD SILO WITH CHARACTER
3005 020244 122110
3006 020246 004737 032342
```

```
3007 020252 000000 0 ;CHARACTER
3008 020254 104415 000033 0 DATACLK, 33 ;SINGLE CLOCK THE DATA
3009 020260 104416 000002 1 TIMER, 2 ;WAIT FOR INRDY
3010 020264 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3011 020266 021244 021244 ;PORT4_LU 12
3012 020270 016104 000004 MOV 4(R1),R4 ;PUT "FOUND" IN R4
3013 020274 042704 000357 BIC #357,R4 ;CLEAR UNWANTED BITS
3014 020300 012705 000020 MOV #BIT4,R5 ;PUT "EXPECTED" IN R5
3015 020304 120504 CMPB R5,R4 ;IS INRDY SET?
3016 020306 001401 BEQ 18
3017 020310 104040 HLT 40 ;ERROR, INRDY IS NOT SET
3018 020312 181
3019 020312 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3020 020314 021204 021204 ;PORT4_IN DATA
3021 020316 016104 000004 MOV 4(R1),R4 ;PUT "FOUND" IN R4
3022 020322 005005 CLR R5 ;PUT "EXPECTED" IN R5
3023 020324 120504 CMPB R5,R4 ;WAS A 0 RECEIVED?
3024 020326 001401 BEQ 28
3025 020330 104010 HLT 10 ;ERROR, RECEIVED DATA IS WRONG
3026 020332 104400 281 SCOPE ;SCOPE THIS TEST
3027
3028
3029
3030 ;***** TEST 35 *****
3031 ;*BITSTUFF BASIC RECEIVER TEST
3032 ;*SYNC UP RECEIVER AND SINGLE CLOCK THE CHARACTER 125
3033 ;*VERIFY THAT IN RDY IS SET, AND THAT THE CHARACTER WAS RECEIVED
3034 ;*****
3035 ; TEST 35
3036 ;-----
3037 020334 012737 000035 001226 TST35: MOV #35,TSTNO
3038 020347 012737 020504 001216 MOV #TST36,NEXT
3039
3040 020350 104412 MSTRCLR ;R1 CONTAINS BASE DMC11 ADDRESS
3041 020352 005061 000004 CLR 4(R1) ;MASTER CLEAR DMC11
3042 020356 104414 ROMCLK ;CLEAR PORT4
3043 020360 122117 122117 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3044 020362 004737 033374 JSR PC,CLRIO ;PUT LINE UNIT IN BITSTUFF MODE
3045 020366 012702 000012 MOV #12,R2 ;DO THIS AFTER MODE IS SET
3046 020372 012711 004000 MOV #BIT11,(R1) ;SAVE REG ADDRESS IN R2 FOR TYPEOUT
3047 020376 012761 000001 000004 MOV #1,(R1) ;SET LINE UNIT LOOP
3048 020404 104414 ROMCLK ;SET BIT0 IN PORT4
3049 020406 122111 122111 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3050 020410 104414 ROMCLK ;SET SOMI
3051 020412 122110 122110 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3052 020414 004737 032342 JSR PC,CHARSD ;LOAD GARBAGE CHAR
3053 020420 000125 000033 125 ;LOAD SILO WITH CHARACTER
3054 020422 104415 000033 ;CHARACTER
3055 020426 104416 000002 DATACLK, 33 ;SINGLE CLOCK THE DATA
3056 020432 104414 TIMER, 2 ;WAIT FOR INRDY
3057 020434 021244 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3058 020436 016104 000004 021244 ;PORT4_LU 12
3059 020442 042704 000357 MOV 4(R1),R4 ;PUT "FOUND" IN R4
3060 020446 012705 000020 BIC #357,R4 ;CLEAR UNWANTED BITS
3061 020452 120504 CMPB R5,R4 ;PUT "EXPECTED" IN R5
3062 020454 001401 BEQ 18 ;IS INRDY SET?
```

```
3063 020456 104040 HLT 40 ;ERROR, INRDY IS NOT SET
3064 020460 181
3065 020460 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3066 020462 021204 021204 ;PORT4_IN DATA
3067 020464 016104 000004 MOV 4(R1),R4 ;PUT "FOUND" IN R4
3068 020470 012705 000125 MOV #125,R5 ;PUT "EXPECTED" IN R5
3069 020474 120504 CMPB R5,R4 ;WAS A 125 RECEIVED?
3070 020476 001401 BEQ 28
3071 020500 104010 HLT 10 ;ERROR, RECEIVED DATA IS WRONG
3072 020502 104400 281 SCOPE ;SCOPE THIS TEST
3073
3074
3075
3076 ;***** TEST 36 *****
3077 ;*BITSTUFF BASIC RECEIVER TEST
3078 ;*SYNC UP RECEIVER AND SINGLE CLOCK THE CHARACTER 252
3079 ;*VERIFY THAT IN RDY IS SET, AND THAT THE CHARACTER WAS RECEIVED
3080 ;*****
3081 ; TEST 36
3082 ;-----
3083 020504 012737 000036 001226 TST36: MOV #36,TSTNO
3084 020512 012737 020654 001216 MOV #TST37,NEXT
3085
3086 020520 104412 MSTRCLR ;R1 CONTAINS BASE DMC11 ADDRESS
3087 020522 005061 000004 CLR 4(R1) ;MASTER CLEAR DMC11
3088 020526 104414 ROMCLK ;CLEAR PORT4
3089 020530 122117 122117 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3090 020532 004737 033374 JSR PC,CLRIO ;PUT LINE UNIT IN BITSTUFF MODE
3091 020536 012702 000012 MOV #12,R2 ;DO THIS AFTER MODE IS SET
3092 020542 012711 004000 MOV #BIT11,(R1) ;SAVE REG ADDRESS IN R2 FOR TYPEOUT
3093 020546 012761 000001 000004 MOV #1,(R1) ;SET LINE UNIT LOOP
3094 020554 104414 ROMCLK ;SET BIT0 IN PORT4
3095 020556 122111 122111 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3096 020560 104414 ROMCLK ;SET SOMI
3097 020562 122110 122110 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3098 020564 004737 032342 JSR PC,CHARSD ;LOAD GARBAGE CHAR
3099 020570 000252 000033 252 ;LOAD SILO WITH CHARACTER
3100 020572 104415 000033 ;CHARACTER
3101 020576 104416 000002 DATACLK, 33 ;SINGLE CLOCK THE DATA
3102 020602 104414 TIMER, 2 ;WAIT FOR INRDY
3103 020604 021244 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3104 020606 016104 000004 021244 ;PORT4_LU 12
3105 020612 042704 000357 MOV 4(R1),R4 ;PUT "FOUND" IN R4
3106 020616 012705 000020 BIC #357,R4 ;CLEAR UNWANTED BITS
3107 020622 120504 CMPB R5,R4 ;PUT "EXPECTED" IN R5
3108 020624 001401 BEQ 18 ;IS INRDY SET?
3109 020626 104040 HLT 40 ;ERROR, INRDY IS NOT SET
3110 020630 181
3111 020630 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3112 020632 021204 021204 ;PORT4_IN DATA
3113 020634 016104 000004 MOV 4(R1),R4 ;PUT "FOUND" IN R4
3114 020640 012705 000252 MOV #252,R5 ;PUT "EXPECTED" IN R5
3115 020644 120504 CMPB R5,R4 ;WAS A 252 RECEIVED?
3116 020646 001401 BEQ 28
3117 020650 104010 HLT 10 ;ERROR, RECEIVED DATA IS WRONG
3118 020652 104400 281 SCOPE ;SCOPE THIS TEST
```

```

3119
3120
3121
3122 ;***** TEST 37 *****
3123 ;*BITSTUFF BASIC RECEIVER TEST
3124 ;*SYNC UP RECEIVER AND SINGLE CLOCK THE CHARACTER 377
3125 ;*VERIFY THAT IN RDY IS SET, AND THAT THE CHARACTER WAS RECEIVED
3126 ;*****
3127 ; TEST 37
3128 ;-----
3129 020654 012737 000037 001226 TST37: MOV #37,TSTNO
3130 020662 012737 021024 001216 MOV #TST40,NEXT
3131
3132 020670 104412 MSTCLR ;R1 CONTAINS BASE DMC11 ADDRESS
3133 020672 005061 000004 CLR 4(R1) ;MASTER CLEAR DMC11
3134 020676 104414 ROMCLK ;CLEAR PORT4
3135 020700 122117 122117 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3136 020702 004737 033374 JSR PC,CLR10 ;PUT LINE UNIT IN BITSTUFF MODE
3137 020706 012702 000012 CLR #12,R2 ;DO THIS AFTER MODE IS SET
3138 020712 012711 004000 MOV #BIT11,(R1) ;SAVE REG ADDRESS IN R2 FOR TYPEOUT
3139 020716 012761 000001 000004 MOV #1,4(R1) ;SET LINE UNIT LOOP
3140 020724 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3141 020726 122111 122111 ;SET SOM1
3142 020730 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3143 020732 127110 122110 ;LOAD GARBAGE CHAR
3144 020734 004737 032342 JSR PC,CHARSD ;LOAD SILO WITH CHARACTER
3145 020740 000377 377 ;CHARACTER
3146 020742 104415 000034 DATACLK, 34 ;SINGLE CLOCK THE DATA
3147 020746 104416 000002 TIMER, 2 ;WAIT FOR INRDY
3148 020752 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3149 020754 021244 021244 ;PORT4_LU 12
3150 020756 016104 000004 MOV 4(R1),R4 ;PUT "FOUND" IN R4
3151 020762 042704 000357 BIC #357,R4 ;CLEAR UNWANTED BITS
3152 020766 012705 000020 MOV #BIT4,R5 ;PUT "EXPECTED" IN R5
3153 020772 120504 CMPB R5,R4 ;IS INRDY SET?
3154 020774 001401 BEQ 18 ;
3155 020776 104040 HLT 40 ;ERROR, INRDY IS NOT SET
3156 021000 18:
3157 021000 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3158 021002 021204 021204 ;PORT4_IN DATA
3159 021004 016104 000004 MOV 4(R1),R4 ;PUT "FOUND" IN R4
3160 021010 012705 000377 MOV #377,R5 ;PUT "EXPECTED" IN R5
3161 021014 120504 CMPB R5,R4 ;WAS A 377 RECEIVED?
3162 021016 001401 BEQ 28 ;
3163 021020 104010 HLT 10 ;ERROR, RECEIVED DATA IS WRONG
3164 021022 104400 28: SCOPE ;SCOPE THIS TEST
3165
3166
3167 ;***** TEST 40 *****
3168 ;*BITSTUFF DATA TEST
3169 ;*THIS TEST SINGLE STEPS A BINARY COUNT PATTERN
3170 ;*CHECKING EACH CHARACTER AS IT IS RECEIVED
3171 ;*****
3172 ; TEST 40
3173 ;-----
3174

```

```

3175 021024 012737 000040 001226 TST40: MOV #40,TSTNO
3176 021032 012737 021200 001216 MOV #TST41,NEXT
3177
3178 021040 104412 MSTCLR ;R1 CONTAINS BASE DMC11 ADDRESS
3179 021042 005061 000004 CLR 4(R1) ;MASTER CLEAR DMC11
3180 021046 104414 ROMCLK ;CLEAR PORT4
3181 021050 122117 122117 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3182 021052 004737 033374 JSR PC,CLR10 ;PUT LINE UNIT IN BITSTUFF MODE
3183 021056 005037 032646 CLR SCHAR ;DO THIS AFTER MODE IS SET
3184 021062 005137 032646 CON SCHAR ;START BINARY COUNT AT ZERO
3185 021066 005037 033612 CLR BITCON ;IF BITSTUFF SCHAR IS MINUS NUMBER
3186 021072 005037 032650 CLR STUFLG ;START 1'S COUNT AT 0
3187 021076 005002 005002 CLR R2 ;CLEAR BITSTUFF FLAG
3188 021100 012703 000073 MOV #73,R3 ;R2 IS "EXPECTED" DATA
3189 021104 012711 004000 MOV #BIT11,(R1) ;R3 IS CHARACTER COUNT
3190 021110 004737 032406 JSR PC,SILOD ;SET LINE UNIT LOOP
3191 021114 104415 000023 DATACLK, 23 ;LOAD SILO WITH COUNT PATTERN
3192 021120 104415 000730 18: DATACLK, 730 ;SYNC RECEIVER AND GET IT ACTIVE
3193 021124 004737 032652 48: JSR PC,INRDY ;CLOCK IN 73 CHARACTERS
3194 021130 104414 ROMCLK ;WAIT FOR INRDY
3195 021132 021204 021204 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3196 021134 016104 000004 MOV 4(R1),R4 ;PORT4_IN DATA
3197 021140 010205 000004 MOV R2,R5 ;PUT "FOUND" IN R4
3198 021142 120504 CMPB R5,R4 ;PUT "EXPECTED" IN R5
3199 021144 001401 BEQ 28 ;IS DATA CORRECT?
3200 021146 104010 HLT 10 ;BR IF YES
3201 021150 005202 28: INC R2 ;DATA ERROR
3202 021152 022702 000400 CMP #400,R2 ;NEXT CHARACTER
3203 021156 001407 BEQ 38 ;ALL DONE?
3204 021160 005303 DEC R3 ;BR IF YES
3205 021162 001360 BNE 48 ;DECREMENT CHARACTER COUNT
3206 021164 004737 032406 JSR PC,SILOD ;BR IF SILO NOT EMPTY
3207 021170 012703 000073 MOV #73,R3 ;LOAD SILO WITH MORE OF COUNT PATTERN
3208 021174 000751 RR 18 ;RELOAD CHARACTER COUNT
3209 021176 104400 38: SCOPE ;CONTINUE
3210 ;SCOPE THIS TEST
3211
3212 ;***** TEST 41 *****
3213 ;*BITSTUFF DATA TEST
3214 ;*THIS TEST SINGLE STEPS A BINARY COUNT PATTERN
3215 ;*CHECKING EACH CHARACTER AS IT IS RECEIVED
3216 ;*THIS TEST IS EXACTLY THE SAME AS THE LAST TEST,
3217 ;*EXCEPT LINE UNIT LOOP IS SET IN LU REGISTER 12
3218 ;*****
3219 ; TEST 41
3220 ;-----
3221
3222 021200 012737 000041 001226 TST41: MOV #41,TSTNO
3223 021206 012737 021364 001216 MOV #TST42,NEXT
3224
3225 021214 104412 MSTCLR ;R1 CONTAINS BASE DMC11 ADDRESS
3226 021216 005061 000004 CLR 4(R1) ;MASTER CLEAR DMC11
3227 021222 104414 ROMCLK ;CLEAR PORT4
3228 021224 122117 122117 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3229 021226 004737 033374 JSR PC,CLR10 ;PUT LINE UNIT IN BITSTUFF MODE
3230 021232 005037 032646 CLR SCHAR ;DO THIS AFTER MODE IS SET

```

```
3231 021236 005137 032644 COM SCHAR ;IF BITSTUFF SCHAR IS MINUS NUMBER
3232 021242 005037 033612 CLR BITCON ;START 1'S COUNT AT 0
3233 021246 005037 032650 CLR STUFLG ;CLEAR BITSTUFF FLAG
3234 021252 005002 CLR R2 ;R2 IS "EXPECTED" DATA
3235 021254 012703 000073 MOV #73,R3 ;R3 IS CHARACTER COUNT
3236 021260 005011 CLR (R1) ;CLEAR LU LOOP IN MAINT REG
3237 021262 012761 000040 000004 MOV #BITS,4(R1) ;LOAD PORT4
3238 021270 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
122112 ;SET LU LOOP IN LU REG 12
3239 021277 122112 JSR PC,SILOLD ;LOAD SILO WITH COUNT PATTERN
3240 021274 004737 032406 DATACL, 23 ;SYNC RECEIVER AND GET IT ACTIVE
3241 021300 104415 000023 DATACL, 730 ;CLOCK IN 73 CHARACTERS
3242 021301 104415 000730 JSR PC,INRDY ;WAIT FOR INRDY
3243 021310 004737 032652 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
021204 ;PORT4_IN DATA
3244 021314 104414 MOV 4(R1),R4 ;PUT "FOUND" IN R4
3245 021316 021204 MOV R2,R5 ;PUT "EXPECTED" IN R5
3246 021320 016104 000004 CMPB R5,R4 ;IS DATA CORRECT?
3247 021324 010205 BEQ 28 ;BR IF YES
3248 021326 120504 HLT 10 ;DATA ERROR
3249 021330 001401 INC R2 ;NEXT CHARACTER
3250 021332 104010 CMP #400,R2 ;ALL DONE?
3251 021334 005202 BEQ 38 ;BR IF YES
3252 021336 022702 000400 DEC R3 ;DECREMENT CHARACTER COUNT
3253 021342 001407 BNE 48 ;BR IF SILO NOT EMPTY
3254 021344 005303 JSR PC,SILOLD ;LOAD SILO WITH MORE OF COUNT PATTERN
3255 021346 001360 MOV #73,R3 ;RELOAD CHARACTER COUNT
3256 021350 004737 032406 BR 18 ;CONTINUE
3257 021354 012703 000073 SCOPE ;SCOPE THIS TEST
3258 021360 000751
3259 021362 104400
```

```
***** TEST 42 *****
;RECEIVER ABORT TEST
;SINGLE CLOCK 3 FLAGS, A 301, ANOTHER 301 AND 10 EXTRA
;CLOCK TICKS, VERIFY THAT A 301 AND A BLOCK END
;WERE RECEIVED INDICATING THAT THE RECEIVER RECOGNIZED
;THE ABORT SEQUENCE (8 CONTIGUOUS 1'S)
*****
```

```
TEST 42
-----
3272 021364 012737 000042 001226 TST42: MOV #42,TSTNO
3273 021372 012737 021526 001216 MOV #TST43,NEXT
3274 ;R1 CONTAINS BASE DMC11 ADDRESS
3275 021400 104412 NSTCLR ;MASTER CLEAR DMC11
3276 021402 005061 000004 CLR 4(R1)
3277 021406 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
122117 ;PUT LINE UNIT IN BITSTUFF MODE
3278 021410 122117 JSR PC,CLR10 ;DO THIS AFTER MODE IS SET
3279 021412 004737 033374 MOV #BIT11,(R1) ;SET LINE UNIT LOOP
3280 021416 012711 004000 JSR PC,CHAR ;LOAD SILO WITH 3 FLAGS
3281 021422 004737 032230 AND 301
3282 021426 000301 JSR PC,OUTRDY ;WAIT FOR OUTRDY
3283 021430 004737 032176 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
122110 ;LOAD 2ND 301 CHARACTER
3284 021434 104414 DATACL, 73 ;CLOCK THE 301 IN AND 10 EXTRA TICKS
3285 021436 122110
3286 021440 104415 000073
```

```
3287 021444 004737 032652 JSR PC,INRDY ;WAIT FOR INRDY
3288 021450 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3289 021452 021204 021204 ;PORT4_IN DATA
3290 021454 016104 000004 MOV 4(R1),R4 ;PUT "FOUND" IN R4
3291 021460 012705 000301 MOV #301,R5 ;PUT "EXPECTED" IN R5
3292 021464 120504 CMPB R5,R4 ;WAS A 301 RECEIVED?
3293 021466 001401 BEQ 18
3294 021470 104010 HLT 10 ;ERROR FIRST CHARACTER INCORRECT
3295 021472 004737 032652 JSR PC,INRDY ;WAIT FOR INRDY
3296 021476 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3297 021500 021244 021244 ;READ LU=12
3298 021502 016104 000004 MOV 4(R1),R4 ;PUT "FOUND" IN R4
3299 021506 012704 000375 BIC #375,R4 ;CLEAR UNWANTED BITS
3300 021512 012705 000002 MOV #2,R5 ;PUT "EXPECTED" IN R5
3301 021516 120504 CMPB R5,R4 ;IS BLOCK END SET?
3302 021520 001401 BEQ 38 ;BR IF YES
3303 021522 104032 HLT 32 ;ERROR, BLOCK END NOT SET
3304 021524 104400 38: SCOPE ;SCOPE THIS TEST
3305
3306
```

```
***** TEST 43 *****
;CABLE TURNAROUND TEST
;CLEAR LINE UNIT LOOP, SET DTR
;VERIFY THAT MODEM READY IS SET
;CLEAR DTR, VERIFY THAT MRDY IS CLEARED
*****
```

```
TEST 43
-----
3316 021526 012737 000043 001226 TST43: MOV #43,TSTNO
3317 021534 012737 021710 001216 MOV #TST44,NEXT
3318 ;R1 CONTAINS BASE DMC11 ADDRESS
3319 021542 104412 NSTCLR ;MASTER CLEAR DMC11
3320 021544 032737 020000 001366 BIT #BIT13,STAT1 ;IS LINE UNIT M8202?
3321 021552 001004 BNE *+12 ;BR IF YES (DO TEST EVEN IF NO LOOP-BACK CANN)
3322 021554 032737 040000 001366 BIT #BIT14,STAT1 ;IS TURNAROUND CONNECTOR ON?
3323 021562 001451 RFO 26 ;SKIP TEST IF NO
3324 021564 005011 CLR (R1) ;CLEAR LINE UNIT LOOP
3325 021566 012761 000100 000004 MOV #100,4(R1) ;LOAD PORT4
3326 021574 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
122113 ;SET DTR
3327 021576 122113 JSR PC,OUTRDY ;WAIT
3328 021600 104416 000002 TIMER, 2 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3329 021604 104414 ROMCLK ;PORT4_LU13
3330 021606 021264 021264 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3331 021610 016104 000004 MOV 4(R1),R4 ;PUT "FOUND" IN R4
3332 021614 042704 000223 BIC #223,R4 ;CLEAR UNWANTED BITS
```

```
3333 021620 012705 000110 MOV #110,R5 ;PUT "EXPECTED" IN R5
3334 021624 120504 000000 CMPB R5,R4 ;IS MRDY SET?
3335 021626 001401 BEQ 18
3336 021630 104011 HLT 11 ;ERROR, MRDY NOT SET
3337 021632 005061 000004 18: CLR 4(R1) ;CLEAR PORT4
3338 021636 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3339 021640 122113 122113 ;CLEAR DTR
3340 021642 104416 000002 TIMER, 2
3341 021646 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3342 021650 021264 021264 ;PORT4_LU13
```

```

3343 021652 016104 000004      MOV      4(R1),R4      ;PUT "FOUND" IN R4
3344 021656 042704 000223      RLC      #223,R4      ;CLEAR UNWANTED BITS
3345 021662 005005              CLR      P5           ;PUT "EXPECTED" IN R5
3346 021664 032737 020000 001366  BIT      #BIT13,STAT1 ;IS LINE UNIT M8202?
3347 021672 001402              BFC      ,+6         ;BR IF NO
3348 021674 052705 000010      BIS      #BIT3,R5     ;MRDY SET ON M8202
3349 021700 120504              CMPB    R5,R4        ;IS MRDY CLEAR?
3350 021702 001401              BEQ     28          ;
3351 021704 104011              HLT     11          ;ERROR, MRDY NOT CLEAR
3352 021706 104400              SCOPE  28:        ;SCOPE THIS TEST
3353
3354
3355
3356
3357
3358
3359
3360
3361
3362
3363 021710 012737 000044 001226  TST44:  MOV      #44,TSTNO
3364 021716 012737 022054 001216  MOV      #TST45,NEXT
3365
3366 021724 104412              MSTCLR          ;R1 CONTAINS BASE DMC11 ADDRESS
3367 021726 032737 020000 001366  BIT      #BIT13,STAT1 ;MASTER CLEAR DMC11
3368 021734 001004              BNE     ,+12        ;IS LINE UNIT M8202?
3369 021736 032737 040000 001366  BIT      #BIT14,STAT1 ;BR IF YES (DO TEST EVEN IF NO LOOP-BACK CONN)
3370 021744 001442              BEQ     18          ;IS TURNAROUND CONNECTOR ON?
3371 021746 012711 004000      BEQ     18          ;SKIP TEST IF NO
3372 021752 012761 000100 000004  MOV      #BIT11,(R1)  ;SET LINE UNIT LOOP
3373 021760 104414              MOV      #100, 4(R1) ;LOAD PORT4
3374 021762 122113              ROMCLK  122113      ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3375 021764 104416 000002      TIMER,  2          ;CLEAR ALL MODEM SIGNALS, EXCEPT DTR
3376 021770 012761 000001 000004  MOV      #1,4(R1)    ;WAIT
3377 021776 104414              ROMCLK  122111      ;LOAD PORT4
3378 022000 122111              JSR     R5,MESLD    ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3379 022002 004537 033337      MESDAT  64         ;SET SOM
3380 022006 033614              MOV      #50,R0     ;FILL OUT DATA SILO
3381 022010 000100              HLT     11          ;WITH 64 CHARACTERS
3382 022012 012700 000050      MOV      #50,R0     ;PREPARE FOR DELAY
3383 022016 005011              CLR     (R1)        ;CLEAR LINE UNIT LOOP
3384 022020
3385 022020 104414              ROMCLK  021264      ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3386 022022 021264              MOV      4(R1),R4    ;PORT4_LU13
3387 022024 016104 000004      BIC      #223,R4     ;PUT "FOUND" IN R4
3388 022030 042704 000223      MOV      #154,R5     ;CLEAR UNWANTED BITS
3389 022034 012705 000154      CMPB    R5,R4        ;PUT "EXPECTED" IN R5
3390 022040 120504              BEQ     18          ;COMPARE EXPECTED AND FOUND
3391 022042 001403              DEC     R0          ;BR IF OK
3392 022044 005300              BNE     28          ;DEC DELAY COUNT
3393 022046 001364              HLT     11          ;BR IF NOT ZERO
3394 022050 104011              SCOPE  18:        ;ERROR, ALL SIGNALS ARE NOT SET
3395 022052 104400              SCOPE  18:        ;SCOPE THIS TEST
3396
3397
3398

```

```

3399
3400
3401
3402
3403
3404
3405
3406
3407 022054 012737 000045 001226  TST45:  MOV      #45,TSTNO
3408 022062 012737 022420 001216  MOV      #TST46,NEXT
3409 022070 012737 022124 001220  MOV      #648,LOCK
3410
3411 022076 104412              MSTCLR          ;R1 CONTAINS BASE DMC11 ADDRESS
3412 022100 005061 000004      CLR      4(R1)      ;MASTER CLEAR DMC11
3413 022104 104414              ROMCLK  122117      ;CLEAR PORT4
3414 022106 122117              JSR     PC,CLRIO    ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3415 022110 004737 033374      CLR     BITCON      ;PUT LINE UNIT IN BITSTUFF MODE
3416 022114 005037 033612      MOV     #BIT11,(R1) ;DO THIS AFTER MODE IS SET
3417 022120 012711 004000      CLR     R0          ;CONSECUTIVE 1'S COUNTER INIT TO 0
3418 022124 004737 033374      CLR     R0          ;SET LU LOOP
3419 022130 005000              JSR     PC,CLRIO    ;CLEAR BCC REGISTERS
3420 022132 012737 102010 033030  CLR     R0          ;START SHIFT COUNTER AT ZERO
3421 022140 012737 000000 022204  MOV     #0,668      ;CRC,CCITT,XPOLY;LOAD POLYNOMIAL FOR SOFTWARE BCC
3422 022146 005037 022206      MOV     #0,668      ;LOAD CHAR FOR SOFTWARE BCC
3423 022152 005137 022206      CLR     678        ;CLEAR OLD SOFTWARE BCC
3424 022156 004737 033034      COM     678        ;START AT -1
3425 022162 000000              JSR     PC,BCCLD    ;LOAD OUT SILO WITH 2 SYNCs
3426 022164 104415 000021      0          ;AND THE CHARACTER 0
3427 022170 104415 000001      DATACLK, 21      ;GET TRANSMITTER ACTIVE
3428 022174 005200              DATACLK, 1       ;SHIFT BCC ONCE
3429 022176 004537 032706      INC     R0          ;BUMP SHIFT COUNT
3430 022202 000001              JSR     R5,SIMBCC  ;CALCULATE SOFTWARE BCC LSB
3431 022204 000000              1          ;ONE SHIFT
3432 022206 000000              0          ;ONE CHARACTER
3433 022210 103405              0          ;DATA CHARACTER
3434 022212 004737 033146      BCS     688        ;OLD BCC
3435 022216 103006              JSR     PC,GETQO    ;BR IF SOFT BCC LSB IS SET
3436 022220 104012              BCC     698        ;GET HARDWARE TRANSMITTER BCC LSB
3437 022222 000404              HLT     12         ;BR IF HARD BCC LSB IS CLEAR
3438 022224 004737 033146      BR      698        ;ERROR, BCC LSB IS SET
3439 022230 103401              JSR     PC,GETQO    ;CONTINUE
3440 022232 104016              BCS     698        ;GET HARDWARE TRANSMITTER BCC LSB
3441 022234              HLT     16         ;BR IF HARD BCC LSB IS SET
3442 022236              ;ERROR, HARD BCC LSB IS CLEAR
3443 022240 013737 033032 022206  ROR     668        ;SHIFT SOFT DATA
3444 022246 022700 000010      MOV     CALBCC,678 ;LOAD OLD SOFT BCC
3445 022252 001346              CMP     #10,R0     ;DONE YET?
3446 022254 104401              BNE     658        ;BR IF NOT DONE
3447 022256 012737 022264 001220  SCOPE1 ;SCOPE SUBTST (SW09=1)
3448 022262 004737 033374      MOV     #718,LOCK  ;NEW SCOPE1
3449 022270 005000              JSR     PC,CLRIO    ;CLEAR BCC REGISTERS
3450 022272 012737 102010 033030  CLR     R0          ;START SHIFT COUNTER AT ZERO
3451 022300 012737 000000 022344  MOV     #CRC,CCITT,XPOLY;LOAD POLYNOMIAL FOR SOFTWARE BCC
3452 022306 005037 022346      MOV     #0,738      ;LOAD CHAR FOR SOFTWARE BCC
3453 022312 005137 022346      CLR     748        ;CLEAR OLD SOFTWARE BCC
3454 022316 004737 033034      COM     748        ;START AT -1
3455 022318              JSR     PC,BCCLD    ;LOAD OUT SILO WITH 2 SYNCs

```

```
3455 022322 000000 0 ;AND THE CHARACTER 0
3456 022324 104415 000032 ;GET RECEIVER ACTIVE
3457 022330 104415 000001 728: DATACLK, 32 ;SHIFT BCC ONCE
3458 022334 005200 INC R0 ;BUMP SHIFT COUNT
3459 022336 004537 032706 JSR R5,SIMBCC ;CALCULATE SOFTWARE BCC LSB
3460 022342 000001 1 ;ONE SHIFT
3461 022344 000000 738: 0 ;DATA CHARACTER
3462 022346 000000 748: 0 ;OLD BCC
3463 022350 103405 BCS 758 ;BR IF SOFT BCC LSB IS SET
3464 022352 004737 033160 JSR PC,GETQI ;GET HARDWARE RECEIVER BCC LSB
3465 022356 103006 BCC 768 ;BR IF HARD BCC LSB IS CLEAR
3466 022360 104013 HLT 13 ;ERROR, BCC LSB IS SET
3467 022362 000404 BR 768 ;CONTINUE
3468 022364 004737 033160 758: JSR PC,GETQI ;GET HARDWARE RECEIVER BCC LSB
3469 022370 103401 BCS 768 ;BR IF HARD BCC LSB IS SET
3470 022372 104017 HLT 17 ;ERROR, BCC LSB IS CLEAR
3471 022374 768: ROR 738 ;SHIFT SOFT DATA
3472 022374 006037 022344 MOV CALBCC,748 ;LOAD OLD SOFT BCC
3473 022400 013737 033032 022344 CMP #10,R0 ;DONE YET?
3474 022406 022700 000010 BNE 728 ;BR IF NOT DONE
3475 022412 001346 SCOPE1 ;SCOPE SUBTEST (SW09=1)
3476 022414 104401 778: SCOPE ;SCOPE THIS TEST
3477 022416 104400
3478
3479
3480
3481 ***** TEST 46 *****
3482 ;*TEST OF CRC OPERATION
3483 ;*USING THE CRC,CCITT POLYNOMIAL, SINGLE CLOCK THE CHARACTER
3484 ;*377, VERIFY THE LSB OF THE BCC ON EACH SHIFT
3485 ;*TEST TRANSMITTER FIRST THEN THE RECEIVER BCC
3486 ;*****
3487 ; TEST 46
3488 ;-----
3489 022420 012737 000046 001226 TST46: MOV #46,TSTNO
3490 022426 012737 023012 001216 MOV #TST47,NEXT
3491 022434 012737 022470 001220 MOV #648,LOCK
3492
3493 022442 104412 MSTRCLR ;R1 CONTAINS BASE DMC11 ADDRESS
3494 022444 005061 000004 CLR 4(R1) ;CLEAR PORT4
3495 022450 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3496 022452 122117 122117 ;PUT LINE UNIT IN BITSTUFF MODE
3497 022454 004737 033374 JSR PC,CLRIO ;DO THIS AFTER MODE IS SET
3498 022460 005037 033612 CLR BITCON ;CONSECUTIVE 1'S COUNTER INIT TO 0
3499 022464 012711 004000 MOV #BIT11,(R1) ;SET LU LOOP
3500 022470 004737 033374 648: JSR PC,CLRIO ;CLEAR BCC REGISTERS
3501 022474 005000 CLR R0 ;START SHIFT COUNTER AT ZERO
3502 022476 012737 102010 033030 MOV #CRC,CCITT,XPOLY ;LOAD POLYNOMIAL FOR SOFTWARE BCC
3503 022504 012737 000377 022570 MOV #377,668 ;LOAD CHAR FOR SOFTWARE BCC
3504 022512 005037 022572 CLR 678 ;CLEAR OLD SOFTWARE BCC
3505 022516 005137 022572 COM 678 ;START AT -1
3506 022522 004737 033034 JSR PC,BCCLD ;LOAD OUT SILO WITH 2 SYNCs
3507 022526 000377 377 ;AND THE CHARACTER 377
3508 022530 104415 000091 DATACLK, 21 ;GET TRANSMITTER ACTIVE
3509 022534 005037 033612 CLR BITCON ;CLEAR BIT COUNTER
3510 022540 005037 022554 CLR 608
```

```
3511 022544 104415 000001 658: DATACLK, 1 ;SHIFT BCC ONCE
3512 022550 004537 033474 JSR R5,STFFCK ;CHECK FOR STUFFING ZEROS
3513 022554 000000 608: 0 ;CHARACTER
3514 022556 000001 1 ;SHIFT COUNT
3515 022560 005200 INC R0 ;BUMP SHIFT COUNT
3516 022562 004537 032706 JSR R5,SIMBCC ;CALCULATE SOFTWARE BCC LSB
3517 022566 000001 1 ;ONE SHIFT
3518 022570 000000 668: 0 ;DATA CHARACTER
3519 022572 000000 678: 0 ;OLD BCC
3520 022574 103405 BCS 688 ;BR IF SOFT BCC LSB IS SET
3521 022576 004737 033146 JSR PC,GETQI ;GET HARDWARE TRANSMITTER BCC LSB
3522 022602 103006 BCC 698 ;BR IF HARD BCC LSB IS CLEAR
3523 022604 104012 HLT 12 ;ERROR, BCC LSB IS SET
3524 022606 000404 BR 698 ;CONTINUE
3525 022610 004737 033146 648: JSR PC,GETQI ;GET HARDWARE TRANSMITTER BCC LSB
3526 022614 103401 BCS 698 ;BR IF HARD BCC LSB IS SET
3527 022616 104016 HLT 16 ;ERROR, HARD BCC LSB IS CLEAR
3528
3529 022620 698:
3530 022622 013737 022570 022554 MOV 668,608 ;SHIFT SOFT DATA
3531 022626 006037 022570 ROR 668 ;LOAD OLD SOFT BCC
3532 022632 013737 033032 022572 MOV CALBCC,678 ;LOAD OLD SOFT BCC
3533 022640 022700 000010 CMP #10,R0 ;DONE YET?
3534 022644 001337 BNE 658 ;BR IF NOT DONE
3535 022646 104401 SCOPE1 ;SCOPE SUBTEST (SW09=1)
3536 022650 012737 022656 001220 MOV #718,LOCK ;NEW SCOPE1
3537 022652 005000 JSR PC,CLRIO ;CLEAR BCC REGISTERS
3538 022664 012737 102010 033030 CLR R0 ;START SHIFT COUNTER AT ZERO
3539 022672 012737 000377 022736 MOV #CRC,CCITT,XPOLY ;LOAD POLYNOMIAL FOR SOFTWARE BCC
3540 022700 005037 022740 CLR #377,738 ;LOAD CHAR FOR SOFTWARE BCC
3541 022704 005137 022740 CLR 748 ;CLEAR OLD SOFTWARE BCC
3542 022710 004737 033034 COM 748 ;START AT -1
3543 022714 000377 JSR PC,BCCLD ;LOAD OUT SILO WITH 2 SYNCs
3544 022716 104415 000033 377 ;AND THE CHARACTER 377
3545 022722 104415 000001 728: DATACLK, 33 ;GET RECEIVER ACTIVE
3546 022726 005200 DATACLK, 1 ;SHIFT BCC ONCE
3547 022730 004537 032706 INC R0 ;BUMP SHIFT COUNT
3548 022734 000001 JSR R5,SIMBCC ;CALCULATE SOFTWARE BCC LSB
3549 022736 000000 1 ;ONE SHIFT
3550 022740 000000 738: 0 ;DATA CHARACTER
3551 022742 103405 748: 0 ;OLD BCC
3552 022744 004737 033160 BCS 758 ;BR IF SOFT BCC LSB IS SET
3553 022750 103006 JSR PC,GETQI ;GET HARDWARE RECEIVER BCC LSB
3554 022752 104013 BCC 768 ;BR IF HARD BCC LSB IS CLEAR
3555 022754 000404 HLT 13 ;ERROR, BCC LSB IS SET
3556 022756 004737 033160 BR 768 ;CONTINUE
758: JSR PC,GETQI ;GET HARDWARE RECEIVER BCC LSB
3557 022762 103401 BCS 768 ;BR IF HARD BCC LSB IS SET
3558 022764 104017 HLT 17 ;ERROR, BCC LSB IS CLEAR
3559
3560 022766 768:
3561 022766 006037 022736 ROR 738 ;SHIFT SOFT DATA
3562 022772 013737 033032 022740 MOV CALBCC,748 ;LOAD OLD SOFT BCC
3563 023000 022700 000010 CMP #10,R0 ;DONE YET?
3564 023004 001346 BNE 728 ;BR IF NOT DONE
3565 023006 104401 SCOPE1 ;SCOPE SUBTEST (SW09=1)
3566 023010 104400 778: SCOPE ;SCOPE THIS TEST
```

```

3567
3568
3569
3570
3571
3572
3573
3574
3575
3576
3577 023012 012737 000047 001226 TST47:
3578 023020 012737 023356 001216
3579 023026 012737 023062 001220
3580
3581 023034 104412 MSTCLR
3582 023036 005061 000004 CLR 4(R1)
3583 023042 104414 ROMCLK
3584 023044 122117 122117
3585 023046 004737 033374 JSR PC,CLRIO
3586 023052 005037 033612 CLR BITCON
3587 023056 012711 004000 MOV #BIT1,(R1)
3588 023062 004737 033374 648: JSR PC,CLRIO
3589 023066 005000 CLR R0
3590 023070 012737 102010 033030 MOV #CRC,CCITT,XPOLY;
3591 023076 012737 000125 023142 MOV #125,668;
3592 023104 005037 023144 CLR 678
3593 023110 005137 023144 CON 678
3594 023114 004737 033034 JSR PC,BCCLD
3595 023120 000125 125
3596 023122 104415 000021 DATACLK, 21
3597 023126 104415 000001 658: DATACLK, 1
3598 023132 104520 INC R0
3599 023134 004537 032706 JSR R5,SIMBCC
3600 023140 000001 1
3601 023142 000000 668: 0
3602 023144 000000 678: 0
3603 023146 103405 BCS 688
3604 023150 004737 033146 JSR PC,GETQ0
3605 023154 103006 BCC 698
3606 023156 104012 HLT 12
3607 023160 000404 BR 698
3608 023162 004737 033146 688: JSR PC,GETQ0
3609 023166 103401 BCS 698
3610 023170 104016 HLT 16
3611 023172
3612 023172 006037 023142 698: ROR 668
3613 023176 013737 033032 023144 MOV CALBCC,678
3614 023204 022700 000010 CMP #10,R0
3615 023210 001346 BNE 658
3616 023212 104401 SCDP1
3617 023214 012737 023222 001220 MOV #718,LOCK
3618 023222 004737 033374 718: JSR PC,CLRIO
3619 023226 005000 CLR R0
3620 023230 012737 102010 033030 MOV #CRC,CCITT,XPOLY;
3621 023236 012737 000125 023302 MOV #125,738;
3622 023244 005037 023304 CLR 748

```

```

3623 023250 005137 023304 COM 748
3624 023254 004737 033034 JSR PC,BCCLD
3625 023260 000125 125
3626 023262 104415 000032 DATAACLK, 32
3627 023266 104415 000001 728: DATAACLK, 1
3628 023272 005200 INC R0
3629 023274 004537 032706 JSR R5,SIMBCC
3630 023300 000001 1
3631 023302 000000 738: 0
3632 023304 000000 748: 0
3633 023306 103405 BCS 758
3634 023310 004737 033160 JSR PC,GETQ1
3635 023314 103006 BCC 768
3636 023316 104013 HLT 13
3637 023320 000404 BR 768
3638 023322 004737 033160 758: JSR PC,GETQ1
3639 023326 103401 BCS 768
3640 023330 104017 HLT 17
3641 023332 768:
3642 023332 006037 023302 ROR 738
3643 023336 013737 033032 023304 MOV CALBCC,748
3644 023344 022700 000010 CMP #10,R0
3645 023350 001346 BNE 728
3646 023352 104401 SCDP1
3647 023354 104400 778: SCOPE
3648
3649
3650
3651
3652
3653
3654
3655
3656
3657
3658
3659 023356 012737 000050 001226 TST50:
3660 023364 012737 023722 001216
3661 023372 012737 023426 001220
3662
3663 023400 104412 MSTCLR
3664 023402 005061 000004 CLR 4(R1)
3665 023406 104414 ROMCLK
3666 023410 122117 122117
3667 023412 004737 033374 JSR PC,CLRIO
3668 023416 005037 033612 CLR BITCON
3669 023422 012711 004000 MOV #BIT1,(R1)
3670 023426 004737 033374 648: JSR PC,CLRIO
3671 023432 005000 CLR R0
3672 023434 012737 102010 033030 MOV #CRC,CCITT,XPOLY;
3673 023442 012737 000287 023506 MOV #252,668;
3674 023450 005037 023510 CLR 678
3675 023454 005137 023510 CON 678
3676 023460 004737 033034 JSR PC,BCCLD
3677 023464 000252 252
3678 023466 104415 000021 DATAACLK, 21

```

```

3679 023472 104415 000001      658:  DATACLK,      1      ;SHIFT BCC ONCE
3680 023476 005200              INC      R0              ;RUMP SHIFT COUNT
3681 023500 004537 032706      JSR     R5,SIMBCC       ;CALCULATE SOFTWARE BCC LSB
3682 023504 000001              1                          ;DONE SHIFT
3683 023506 000000              668:  0                          ;DATA CHARACTER
3684 023510 000000              678:  0                          ;OLD BCC
3685 023512 103405              BCS     688              ;BR IF SOFT BCC LSB IS SET
3686 023514 004737 033146      JSR     PC,GETQO        ;GET HARDWARE TRANSMITTER BCC LSB
3687 023520 103006              BCC     698              ;BR IF HARD BCC LSB IS CLEAR
3688 023522 104012              HLT     12                ;ERROR, BCC LSB IS SET
3689 023524 000404              BR      698              ;CONTINUE
3690 023526 004737 033146      JSR     PC,GETQO        ;GET HARDWARE TRANSMITTER BCC LSB
3691 023532 103401              BCS     698              ;BR IF HARD BCC LSB IS SET
3692 023534 104016              HLT     16                ;ERROR, HARD BCC LSB IS CLEAR
3693 023536
3694 023536 006037 023506      ROR     668              ;SHIFT SOFT DATA
3695 023542 013737 033032 023510      MOV     CALBCC,678      ;LOAD OLD SOFT BCC
3696 023550 022700 000010      CMP     #10,R0          ;DONE YET?
3697 023554 001346              BNE     658              ;BR IF NOT DONE
3698 023556 104401              SCOPE1  ;SCOPE SUBTEST (SW09=1)
3699 023560 012737 023566 001220      MOV     #718,LOCK       ;NEW SCOPE1
3700 023566 004737 033374      JSR     PC,CLRIO        ;CLEAR BCC REGISTERS
3701 023572 005000              CLR     R0              ;START SHIFT COUNTER AT ZERO
3702 023574 012737 102010 033030      MOV     #CRC,CCITT,XPOLY;LOAD POLYNOMIAL FOR SOFTWARE BCC
3703 023602 012737 000252 023646      MOV     #252,738;      ;LOAD CHAR FOR SOFTWARE BCC
3704 023610 005037 023650      CLR     748              ;CLEAR OLD SOFTWARE BCC
3705 023614 005137 023650      COM     748              ;START AT -1
3706 023620 004737 033034      JSR     PC,BCLD         ;LOAD OUT SILO WITH 2 SYNCs
3707 023624 000252              252                        ;AND THE CHARACTER 252
3708 023626 104415 000032      DATACLK,      32        ;GET RECEIVER ACTIVE
3709 023632 104415 000001      DATACLK,      1        ;SHIFT BCC ONCE
3710 023636 005200              INC     R0              ;BUMP SHIFT COUNT
3711 023640 004537 032706      JSR     R5,SIMBCC       ;CALCULATE SOFTWARE BCC LSB
3712 023644 000001              1                          ;DONE SHIFT
3713 023646 000000              738:  0                          ;DATA CHARACTER
3714 023650 000000              748:  0                          ;OLD BCC
3715 023652 103405              BCS     758              ;BR IF SOFT BCC LSB IS SET
3716 023654 004737 033160      JSR     PC,GETQI        ;GET HARDWARE RECEIVER BCC LSB
3717 023660 103006              BCC     768              ;BR IF HARD BCC LSB IS CLEAR
3718 023662 104013              HLT     13                ;ERROR, BCC LSB IS SET
3719 023664 000404              BR      768              ;CONTINUE
3720 023666 004737 033160      JSR     PC,GETQI        ;GET HARDWARE RECEIVER BCC LSB
3721 023672 103401              BCS     768              ;BR IF HARD BCC LSB IS SET
3722 023674 104017              HLT     17                ;ERROR, BCC LSB IS CLEAR
3723 023676
3724 023676 006037 023646      ROR     738              ;SHIFT SOFT DATA
3725 023702 013737 033032 023650      MOV     CALBCC,748      ;LOAD OLD SOFT BCC
3726 023710 022700 000010      CMP     #10,R0          ;DONE YET?
3727 023714 001346              BNE     728              ;BR IF NOT DONE
3728 023716 104401              SCOPE1  ;SCOPE SUBTEST (SW09=1)
3729 023720 104400              SCOPE  ;SCOPE THIS TEST
3730
3731
3732
3733
3734

```

```

;***** TEST 51 *****
;*TRANSMITTER CRC TEST
;*USING THE CRC,CCITT POLYNOMIAL, SINGLE CLOCK A BINARY

```

```

3735 ;*COUNT PATTERN, VERIFY THE LSB OF THE TRANSMITTER BCC ON EACH SHIFT
3736 ;*****
3737
3738 ; TEST 51
3739 ;-----
3740 023722 012737 000051 001226      TST51: MOV     #51,TSTNO
3741 023730 012737 024244 001216      MOV     #TST52,NEXT
3742
3743 023736 104412      MSTCLR              ;R1 CONTAINS BASE DMC11 ADDRESS
3744 023740 005061 000004      CLR     4(R1)        ;MASTER CLEAR DMC11
3745 023744 104414      ROMCLK              ;CLEAR PORT4
3746 023746 122117      122117              ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3747 023750 004737 033374      JSR     PC,CLRIO      ;PUT LINE UNIT IN BITSTUFF MODE
3748 023754 005037 033612      CLR     BITCON        ;DO THIS AFTER MODE IS SET
3749 023760 012711 004000      MOV     #BIT11,(R1)   ;CONSECUTIVE 1'S COUNTER INIT TO 0
3750 023764 005003      CLR     R3            ;SET LINE UNIT LOOP
3751 023766 005004      CLR     R4            ;ZERO BIT COUNT
3752 023770 005005      CLR     R5            ;R4 CONTAINS CHAR TO BE LOADED IN SILO
3753 023772 005037 024120      CLR     48            ;R5 CONTAINS CHAR CURRENTLY BEING SHIFTED OUT
3754 023776 005137 024120      COM     48            ;CLEAR SOFT BCC
3755 024002 012737 102010 033030      MOV     #CRC,CCITT,XPOLY;LOAD POLYNOMIAL
3756 024010 004737 033176      JSR     PC,SYNLD      ;LOAD SILO WITH 2 SYNCs, SOFT SET
3757 024014 010461 000004      MOV     R4,4(R1)      ;PORT4_CHAR
3758 024020 104414      ROMCLK              ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3759 024022 122110      122110              ;LOAD OUT DATA
3760 024024 005204      INC     R4            ;INCREMENT TO NEXT CHARACTER
3761 024026 010461 000004      MOV     R4,4(R1)      ;PORT4_CHAR
3762 024032 104414      ROMCLK              ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3763 024034 122110      122110              ;LOAD OUT DATA
3764 024036 005204      INC     R4            ;INCREMENT TO NEXT CHARACTER
3765 024040 010461 000004      MOV     R4,4(R1)      ;PORT4_CHAR
3766 024044 104414      ROMCLK              ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3767 024046 122110      122110              ;LOAD OUT DATA
3768 024050 004737 032044      JSR     PC,OCOR        ;WAIT FOR OCOR
3769 024054 104415 000021      DATACLK,21          ;CLOCK DATA
3770 024060 010537 024104      MOV     R5,108         ;START WITH ZERO
3771 024064 012700 000001      MOV     #1,R0          ;START COUNT AT 1
3772 024070 010537 024116      18:  MOV     R5,38          ;LOAD CHAR FOR SOFT CRC
3773 024074 104415 000001      28:  DATACLK,1          ;SHIFT BCC ONCE
3774 024100 004537 033474      JSR     R5,STFFCN     ;CHECK BIT STUFFING
3775 024104 000000              108:  0                          ;CHARACTER
3776 024106 000001              1                          ;SHIFT COUNT
3777 024110 004537 032706      JSR     R5,SIMBCC     ;CALCULATE SOFT BCC
3778 024114 000001              1                          ;SOFT SHIFT COUNT
3779 024116 000000              38:  0                          ;SOFT CHARACTER
3780 024120 000000              48:  0                          ;OLD SOFT BCC
3781 024122 103405              BCS     58              ;BR IF SOFT BCC LSB IS SET
3782 024124 004737 033146      JSR     PC,GETQO        ;GET HARDWARE TRANSMITTER BCC LSB
3783 024130 103006              BCC     68              ;BR IF OK (CLEARED)
3784 024132 104020              HLT     20                ;ERROR, BCC LSB WAS SET
3785 024134 000404              BR      68              ;CONTINUE WITH TEST
3786 024136 004737 033146      JSR     PC,GETQO        ;GET HARDWARE TRANSMITTER BCC LSB
3787 024142 103401              BCS     68              ;BR IF OK (SET)
3788 024144 104021              HLT     21                ;ERROR, BCC LSB WAS CLEAR
3789
3790

```



```

3791 024146 006037 024104 ROR 108 ;SHIFT CHAR FOR STUFF CHECK
3792 024152 005300 DEC R0 ;DEC STUFF CHECK SHIFT COUNT
3793 024154 001004 RNE 118 ;BR IF NOT DONE THIS CHARACTER
3794 024156 012700 000010 MOV #10,R0 ;RESET BIT COUNT TO 10
3795 024162 010537 024104 MOV R5,108 ;LOAD NEXT CHAR FOR STUFF CHECK
3796 024165
118: 3797 024166 006037 024116 ROR 38 ;SHIFT SOFT DATA
3798 024172 013737 033032 024120 MOV CALBCC,48 ;LOAD OLD SOFT BCC
3799 024200 005203 INC R3 ;INCREMENT BIT COUNTER
3800 024202 022703 000010 CMP #10,R3 ;DONE A FULL CHARACTER YET?
3801 024206 001332 BNE 28 ;BR IF NO
3802 024210 005003 CLR R3 ;RESTART BIT COUNTER
3803 024212 005204 INC R4 ;INCREMENT DATA FOR SILO
3804 024214 022704 000400 CMP #400,R4 ;DONE BINARY COUNT YET?
3805 024220 003404 BLE 98 ;BR IF YES
3806 024222 010461 000004 MOV R4,4(R1) ;PORT4_DATA
3807 024226 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3808 024230 122110 122110 ;LOAD OUT DATA
3809 024232 005205 98: INC R5 ;INCREMENT DATA
3810 024234 022705 000400 CMP #400,R5 ;DONE BINARY PATTERN YET?
3811 024240 001333 BNE 18 ;BR IF NO
3812 024242 104400 78: SCOPE ;SCOPE THIS TEST
3813
3814
3815
3816
3817
3818
3819
3820
3821
3822
;***** TEST 52 *****
;*RECEIVER CRC TEST
;*USING THE CRC,CCITT POLYNOMIAL, SINGLE CLOCK A BINARY
;*COUNT PATTERN, VERIFY THE LSB OF THE RECEIVER BCC ON EACH SHIFT
;*****
; TEST 52
;-----
3823 024244 012737 000052 001226 TST52: MOV #52,TSTNO
3824 024252 012737 024602 001216 MOV #TST53,NEXT
3825
3826 024260 104412 MSTCLR ;R1 CONTAINS BASE DMC11 ADDRESS
3827 024262 005061 CLR 4(R1) ;MASTER CLEAR DMC11
3828 024266 104414 ROMCLK ;CLEAR PORT4
122117 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3829 024270 122117 ;PUT LINE UNIT IN BITSTUFF MODE
3830 024272 004737 033374 JSR PC,CLRIO ;DO THIS AFTER MODE IS SET
3831 024276 005037 033612 CLR BITCON ;CONSECUTIVE 1'S COUNTER INIT TO 0
3832 024302 012711 004000 MOV #BIT11,(R1) ;SET LINE UNIT LOOP
3833 024306 005003 CLR R3 ;ZERO BIT COUNT
3834 024310 005004 CLR R4 ;R4 CONTAINS CHAR TO BE LOADED IN SILO
3835 024312 005005 CLR R5 ;R5 CONTAINS CHAR CURRENTLY BEING SHIFTED OUT
3836 024314 005037 024446 CLR 48 ;CLEAR SOFT BCC
3837 024320 005137 024446 COM 48 ;START AT -1
3838 024324 012737 102010 013030 MOV #CRC,CCITT,XPOLY ;LOAD POLYNOMIAL
3839 024332 004737 033176 JSR PC,SYNLD ;LOAD SILO WITH 2 SYNCS, SOM SET
3840 024336 010461 000004 MOV P4,4(R1) ;PORT4_CHAR
3841 024342 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
122110 ;LOAD OUT DATA
3842 024344 122110 INC R4 ;INCREMENT TO NEXT CHARACTER
3843 024346 005204 MOV R4,4(R1) ;PORT4_CHAR
3844 024350 010461 000004 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
122110 ;LOAD OUT DATA
3845 024354 104414
3846 024356 122110

```

```

3847 024360 005204 INC R4 ;INCREMENT TO NEXT CHARACTER
3848 024362 010461 000004 MOV R4,4(R1) ;PORT4_CHAR
3849 024366 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
122110 ;LOAD OUT DATA
3850 024370 122110 JSR PC,OCOR ;WAIT FOR OCOR
3851 024372 004737 032044 DATACLK,32 ;CLOCK DATA
3852 024376 104415 000032 MOV R5,108 ;START WITH ZERO
3853 024402 010537 024432 INC 108 ;TRANSMITTER IS ONE CHAR AHEAD
3854 024406 005237 024432 MOV #10,R0 ;R0 = CHAR COUNT
3855 024412 012700 000010 MOV R5,38 ;LOAD CHAR FOR SOFT CRC
3856 024416 010537 024444 18: DATACLK,1 ;SHIFT BCC ONCE
3857 024422 104415 000001 JSR R5,STFFCK ;CHECK BIT STUFFING
3858 024426 004537 033474 108: 0 ;CHARACTER
3859 024432 000000 1 ;SHIFT COUNT
3860 024434 000001 JSR R5,SIMBCC ;CALCULATE SOFT BCC
3861 024436 004537 032706 ;SOFT SHIFT COUNT
3862 024442 000001 ;SOFT CHARACTER
3863 024444 000000 38: 0 ;OLD SOFT BCC
3864 024446 000000 48: 0 ;BR IF SOFT BCC LSB IS SET
3865 024450 103405 BCS 58 ;GET HARDWARE RECEIVER BCC LSB
3866 024452 004737 033160 JSR PC,GETQI ;GET HARDWARE RECEIVER BCC LSB
3867 024456 103006 BCC 68 ;BR IF OK (CLEARED)
3868 024460 104022 HLT 22 ;ERROR, BCC LSB WAS SET
3869 024462 000404 BR 68 ;CONTINUE WITH TEST
3870 024464 004737 033160 58: JSR PC,GETQI ;GET HARDWARE RECEIVER BCC LSB
3871 024470 103401 BCS 68 ;BR IF OK (SET)
3872 024472 104023 HLT 23 ;ERROR, BCC LSB WAS CLEAR
3873
3874 024474
3875 024474 006037 024432 68: ROR 108 ;SHIFT CHAR FOR STUFF CHECK
3876 024500 005300 DEC R0 ;DEC STUFF CHECK SHIFT COUNT
3877 024502 001010 BNE 118 ;BR IF NOT DONE THIS CHARACTER
3878 024504 012700 000010 MOV #10,R0 ;RESET BIT COUNT TO 10
3879 024510 010537 024432 MOV R5,108 ;LOAD NEXT CHAR FOR STUFF CHECK
3880 024514 005237 024432 INC 108 ;TRANSMITTER IS 2 CHAR AHEAD
3881 024520 005237 024432 INC 108 ;
3882 024524
118: 3883 024524 006037 024444 ROR 38 ;SHIFT SOFT DATA
3884 024530 013737 033032 024446 MOV CALBCC,48 ;LOAD OLD SOFT BCC
3885 024536 005203 INC R3 ;INCREMENT BIT COUNTER
3886 024540 022703 000010 CMP #10,R3 ;DONE A FULL CHARACTER YET?
3887 024544 001326 BNE 28 ;BR IF NO
3888 024546 005003 CLR R3 ;RESTART BIT COUNTER
3889 024550 005204 INC R4 ;INCREMENT DATA FOR SILO
3890 024552 022704 000400 CMP #400,R4 ;DONE BINARY COUNT YET?
3891 024556 003404 BLE 98 ;BR IF YES
3892 024560 010461 000004 MOV R4,4(R1) ;PORT4_DATA
3893 024564 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3894 024566 122110 122110 ;LOAD OUT DATA
3895 024570 005205 98: INC R5 ;INCREMENT DATA
3896 024572 022705 000400 CMP #400,R5 ;DONE BINARY PATTERN YET?
3897 024576 001307 RNE 18 ;BR IF NO
3898 024600 104400 78: SCOPE ;SCOPE THIS TEST
3899
3900
3901
3902
;***** TEST 53 *****
;*TRANSMITTER BITSTUFF CRC TEST

```

```
3903 ;*THIS TEST TRANSMITS A FOUR CHARACTER MESSAGE WITH CMC
3904 ;*BOTH DATA AND THE BCC ARE VERIFIED IN THE BIT
3905 ;*WINDOW, THE FOUR CHARACTERS ARE 0,125,252,377
3906 ;*THE TRANSMITTER IS CHECKED FOR GOING TO A MARK STATE AFTER THE BCC
3907 ;******
3908
3909      | TEST 53
3910      |-----
3911 024602 012737 000053 001226      TST53: MOV      #53,TSTNO
3912 024610 012737 025304 001216      MOV      #TST54,NEXT
3913
3914 024616 104412      MSTCLR      ;R1 CONTAINS BASE DMC11 ADDRESS
3915 024620 005061 000004      CLR        ;MASTER CLEAR DMC11
3916 024624 104414      ROMCLK     ;CLEAR PORT4
3917 024626 122117      CLR        ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
3918 024630 004737 033374      JSP        ;PUT LINE UNIT IN BITSTUFF MODE
3919 024634 005037 033612      CLR        ;DO THIS AFTER MODE IS SET
3920
3921      ;LOAD OUT DATA SILO
3922
3923 024640 012711 004000      MOV      #BIT11,(R1) ;SET LINE UNIT LOOP
3924 024644 012704 033614      MOV      #MESDAT,R4 ;LOAD POINTER TO DATA
3925 024650 005037 024760      CLR        ;CLEAR SOFT BCC
3926 024654 005137 024760      COM      10# ;START AT -1
3927 024660 012700 000004      MOV      #4,R0 ;LOAD CHARACTER COUNT
3928 024664 004737 033176      JSR      PC,SYNLD ;LOAD 2 FLAG CHARACTERS IN OUT SILO
3929 024670 004737 032176      JSR      PC,OUTRDY ;WAIT FOR OUTRDY
3930 024674 004537 033332      JSR      R5,MESLD ;LOAD SILO WITH 4 CHAR MESS
3931 024700 033614      MESDAT     ;ADDRESS OF MESSAGE
3932 024702 000004      4 ;NUMBER OF CHARACTERS
3933 024704 004737 033306      JSR      PC,EDM ;LOAD GARBAGE CHARACTER, WITH EDM SET
3934 024710 004737 033306      JSR      PC,EDM
3935 024714 004737 032044      JSR      PC,OCOR ;WAIT FOR OCOR
3936 024720 005003      CLR        ;CLEAR BIT COUNTER
3937 024722 104415 000022      DATACLK,22 ;CLOCK DATA
3938 024726 112405      12# : MOV#B (R4)+,R5 ;LOAD R5 WITH CHAR
3939 024730 010502      MOV      R5,R2 ;LOAD R2 WITH CHAR
3940
3941      ;CHECK FIRST FOUR CHARACTER MESSAGE
3942      ;IN THE BIT WINDOW (0,125,252,377)
3943
3944 024732 010537 025026      MOV      R5,71# ;LOAD FOR STUFF CHECK
3945 024736 012737 102010 033030      MOV      #CRC.CCITT,XPOLY ;LOAD POLYNOMIAL
3946 024744 010537 024756      MOV      R5,67# ;LOAD SOFT CHAR FOR BCC
3947 024750 004537 032706      JSR      R5,SIMBCC ;CALCULATE SOFT BCC
3948 024754 000010      10 ;SHIFT COUNT
3949 024756 000000      67# : 0 ;CHARACTER
3950 024760 000000      10# : 0 ;OLD BCC
3951 024762 013737 033032 024760      MOV      CALBCC,10# ;LOAD SOFT BCC FOR NEXT SHIFT
3952 024770 104415 000001      64# : DATACLK, 1 ;SHIFT DATA IN TO BIT WINDOW
3953 024774 106002      RORB      R2 ;SHIFT SOFT DATA
3954 024776 103005      BCC      65# ;BR IF A SPACE
3955 025000 004737 032012      JSR      PC,GETSI ;LOOK AT BIT WINDOW
3956 025004 103406      BCS      66# ;BR IF OK (MARK)
3957 025006 104006      HLT      6 ;ERROR, BIT WINDOW WAS A SPACE
3958 025010 000404      BR      66# ;CONTINUE
```

```
3959 025012 004737 032012      65# : JSR      PC,GETSI ;LOOK AT BIT WINDOW
3960 025016 103001      BCC      66# ;BR IF OK (SPACE)
3961 025020 104006      HLT      6 ;ERROR, BIT WINDOW WAS A MARK
3962 025022
3963 025022 004537 033474      66# : JSR      R5,STFFCK
3964 025026 000000      71# : 0
3965 025030 000001      1 ;SHIFT FOR NEXT STUFF CHECK
3966 025032 110237 025026      MOV#B      R2,71# ;BUMP BIT COUNTER
3967 025036 005203      INC      R3 ;DONE FULL 8 BITS YET
3968 025040 022703 000010      CMP      #10,R3 ;BR IF NO
3969 025044 001351      BNE      64#
3970 025046 005003      CLR      R3 ;CLEAR BIT COUNTER
3971 025050 005300      DEC      R0 ;DEC CHARACTER COUNT
3972 025052 001325      BNE      12# ;BR IF NOT DONE YET
3973
3974      ;CHECK BCC FOR PRECEDING MESSAGE IN THE BIT WINDOW
3975
3976 025054 005137 033032      COM      CALBCC ;ADJUST BCC FOR SDLC
3977 025060 013700 033032      MOV      CALBCC,R0 ;PUT BCC IN R0
3978 025064 010037 025126      MOV      R0,72# ;LOAD BCC FOR STUFF CHECK
3979 025070 104415 000001      68# : DATACLK,1 ;SHIFT HARDWARE BCC
3980 025074 006000      ROR      R0 ;SHIFT SOFT BCC
3981 025076 103005      BCC      69# ;BR IF CARRY CLEAR
3982 025100 004737 032012      JSR      PC,GETSI ;LOOK AT BIT WINDOW
3983 025104 103406      BCS      70# ;BR IF OK (MARK)
3984 025106 104014      HLT      14 ;ERROR, CRC WRONG (SPACE)
3985 025110 000404      BR      70# ;CONTINUE
3986 025112 004737 032012      69# : JSR      PC,GETSI ;LOOK AT BIT WINDOW
3987 025116 103001      BCC      70# ;BR IF OK (SPACE)
3988 025120 104014      HLT      14 ;ERROR, CRC WRONG (MARK)
3989 025122
3990 025122 004537 033474      70# : JSR      R5,STFFCK ;CHECK BCC CHAR FOR ZERO STUFFS
3991 025126 000000      72# : 0 ;CHARACTER
3992 025130 000001      1 ;SHIFT COUNT
3993 025132 010037 025126      MOV      R0,72# ;SHIFT SOFTBCC ONCE
3994 025136 005203      INC      R3 ;BUMP BIT COUNTER
3995 025140 022703 000020      CMP      #20,R3 ;FINISHED BCC YET?
3996 025144 001351      BNE      68# ;BR IF NO
3997 025146 005003      CLR      R3 ;CLEAR BIT COUNTER
3998
3999      ;CHECK FOR FLAG TO FOLLOW BCC
4000
4001 025150 012737 000176 001252      73# : MOV      #B<01111110>,TEMP3 ;PUT FLAG CHARACTER IN TEMP3
4002 025156 104415 000001      DATACLK, 1 ;CLOCK FLAG ONCE
4003 025162 106037 001252      RORB      TEMP3 ;SHIFT SOFT FLAG
4004 025166 103405      BCS      74# ;BR IF BIT IS MARK
4005
4006 025170 004737 032017      JSR      PC,GETSI ;LOOK AT BIT WINDOW
4007 025174 103006      BCC      75# ;BR IF OK
4008 025176 104026      HLT      26 ;ERROR IN FLAG CHAR
4009 025200 000404      BR      75#
4010 025202 004737 032012      74# : JSR      PC,GETSI ;LOOK AT BIT WINDOW
4011 025206 103401      BCS      75# ;BR IF OK
4012 025210 104026      HLT      26 ;ERROR IN FLAG CHAR
4013 025212 005203      75# : INC      R3 ;INC BIT COUNT
4014 025214 022703 000010      CMP      #10,R3 ;FLAG DONE YET?
4015 025220 001356      BNE      73# ;BR IF NO
```

```

4015 025222 005003          CLP      P3          ;CLEAR BIT COUNT
4016
4017          ;CHECK TO SEE IF TRANSMITTER IS MARKING
4018
4019 025224 104415 000001    25:  DATACLK,      1          ;CLOCK TRANSMITTER
4020 025230 004737 032012    JSR      PC,GETSI      ;LOOK AT WINDOW
4021 025234 103401          RCS      38            ;IT SHOULD BE MARKING
4022 025236 104024          HLT      24            ;ERPOP, BIT WAS A SPACE
4023 025240 005203          INC      R3            ;BUMP BIT COUNTER
4024 025242 022703 000007    CMP      #7,R3         ;DONE YET
4025 025246 001366          BNE      26            ;BR IF NO
4026 025250 104415 000010    DATACLK,      10          ;GIVE ENOUGH TICKS TO CLEAR OUT ACTIVE
4027 025254 005003          CLP      R3            ;CLEAR BIT COUNTER
4028 025256 104415 000001    DATACLK,      1          ;SHIFT OUT NEXT BIT
4029 025262 004737 032012    JSR      PC,GETSI      ;LOOK AT BIT WINDOW
4030 025266 103401          RCS      ,+4           ;BR IF IT IS A MARK
4031 025270 104024          HLT      24            ;ERROR, TRANSMITTER IS NOT MARKING
4032 025272 005203          INC      R3            ;INC BIT COUNT
4033 025274 022703 000020    CMP      #20,R3        ;DONE YET?
4034 025300 001366          BNE      46            ;BR IF NO
4035 025302 104400          55:  SCOPE             ;SCOPE THIS TEST
4036
4037
4038          ;***** TEST 54 *****
4039          ;*RECEIVER BITSTUFF CRC TEST
4040          ;*THIS TEST CLOCKS A FOUR CHARACTER MESSAGE WITH BCC
4041          ;*AND VERIFYS CORRECT DATA RECEPTION AND BCC MATCH
4042          ;*THE FOUR CHARACTER MESSAGE IS 0,125,252,377
4043          ;*****
4044
4045          ; TEST 54
4046          ;-----
4047 025304 012737 000054 001226    TST54:  MOV      #54,TSTNO
4048 025312 012737 025526 001216    MOV      #TST55,NEXT
4049
4050 025320 104412          MSTCLP          ;R1 CONTAINS BASE DMC11 ADDRESS
4051 025322 005061 000004          CLR      4(R1)       ;MASTER CLEAR DMC11
4052 025326 104414          ROMCLK          ;CLEAR PORT4
4053 025330 122117          122117          ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4054 025332 004737 033374          JSR      PC,CLRIO     ;PUT LINE UNIT IN BITSTUFF MODE
4055 025336 012711 004000          MOV      #BIT11,(R1)  ;DO THIS AFTER MODE IS SET
4056 025342 012702 033614          MOV      #MESDAT,R2   ;SET LINE UNIT LOOP
4057 025346 012700 000004          MOV      #4,R0        ;LOAD POINTER TO DATA
4058 025352 004737 033176          JSR      PC,SYNLD     ;LOAD CHARACTER COUNT
4059 025356 004737 032176          JSR      PC,OUTRDY    ;LOAD 2 FLAG CHARACTERS IN OUT SILO
4060 025362 004537 033332          JSR      R5,MESLD     ;WAIT FOR OUTRDY
4061 025366 033614          MESDAT          ;LOAD SILO WITH 4 CHAR MESS
4062 025370 000004          4                ;ADDRESS OF MESSAGE
4063 025372 004737 033306          JSR      PC,EOM       ;NUMBER OF CHARACTERS
4064 025376 004737 033306          JSR      PC,EOM       ;LOAD GARBAGE CHARACTER, WITH EDM SET
4065 025402 004737 032044          JSR      PC,OCOR      ;WAIT FOR OCOR
4066 025406 104415 000115          DATACLK,115        ;CLOCK DATA
4067 025412 004737 032652          JSR      PC,INRDY     ;WAIT FOR INRDY
4068 025416 104414          36:  ROMCLK          ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4069 025420 021204          021204          ;GET IN DATA
4070 025422 016104          MOV      4(R1),R4     ;PUT "FOUND" IN R4

```

```

4071 025426 112205          MOVR     (R2)+,R5     ;PUT "EXPECTED" IN R5
4072 025430 120504          CMPB    R5,R4        ;COMPARE RECEIVED DATA
4073 025432 001401          BEQ     18            ;BR IF OK
4074 025434 104010          HLT     10            ;DATA ERROR
4075 025436 005300          16:  DEC      R0        ;DEC CHARACTER COUNT
4076 025440 001364          BNE     38            ;BR IF NOT DONE YET
4077
4078          ;CHECK TO SEE THAT IN BCC MATCH IS SET
4079
4080 025442 004737 032652          JSR      PC,INRDY     ;WAIT FOR INRDY
4081 025446 104414          ROMCLK          ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4082 025450 021204          021204          ;GET FIRST HALF OF CRC
4083 025452 116137 000004 001252    MOVB    4(R1),TEMP3   ;PUT IN TEMP3
4084 025460 042737 177400 001252    BIC     #177400,TEMP3 ;CLEAR HI BYTE
4085 025466 004737 032652          JSR      PC,INRDY     ;WAIT FOR INRDY
4086 025472 104414          ROMCLK          ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4087 025474 021244          021244          ;PUT "FOUND" IN R4
4088 025476 016104 000004          MOV     4(R1),R4     ;CLEAR UNWANTED BITS
4089 025502 042704 000374          BIC     #374,R4      ;PUT "EXPECTED" IN R5
4090 025506 012705 000003          MOV     #3,R5        ;ARE IN BCC MATCH AND BLOCK END SET?
4091 025512 120504          CMPB    R5,R4        ;IN BCC MATCH ERROR
4092 025514 001401          BEQ     256          ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4093 025516 104042          HLT     42            ;GET LAST HALF
4094 025520          25:  ROMCLK          ;SCOPE THIS TEST
4095 025520 104414          021204          ;SCOPE THIS TEST
4096 025522 021204          26:  SCOPE
4097 025524 104400
4098
4099
4100          ;***** TEST 55 *****
4101          ;*BITSTUFF EOM FUNCTION TEST
4102          ;*THIS TEST LOADS OUT SILO WITH: 2 FLAGS,4 CHAR MESSAGE,EOM
4103          ;*4 CHARACTER MESS,EOM, THE DATA STREAM IS CHECKED TO BE
4104          ;*4 CHAR,BCC,FLAG,4 CHAR,BCC,FLAG,MARKS, THIS TEST VERIFYS THAT
4105          ;*THE CHARCTERS LOADED WITH EOM SET ARE LOST
4106          ;*ALL DATA AND BCC'S ARE CHECKED IN THE BIT WINDOW
4107          ;*THE FOUR CHARACTER MESSAGE IS 0,125,252,377
4108          ;*RECEIVED DATA IS VERIFIED, AND IN BCC MATCH IS CHECKED
4109          ;*****
4110
4111          ; TEST 55
4112          ;-----
4113 025526 012737 000055 001226    TST55:  MOV      #55,TSTNO
4114 025534 012737 027126 001216    MOV      #TST56,NEXT
4115
4116 025542 104412          MSTCLR          ;R1 CONTAINS BASE DMC11 ADDRESS
4117 025544 005061 000004          CLR      4(R1)       ;MASTER CLEAR DMC11
4118 025550 104414          ROMCLK          ;CLEAR PORT4
4119 025552 122117          122117          ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4120 025554 004737 033374          JSR      PC,CLRIO     ;PUT LINE UNIT IN BITSTUFF MODE
4121 025560 005037 033612          CLR      BITCON      ;DO THIS AFTER MODE IS SET
4122          ;CONSECUTIVE 1'S COUNTER INIT TO 0
4123
4124          ;LOAD OUT DATA SILO
4125 025564 012711 004000          MOV     #BIT11,(R1)  ;SET LINE UNIT LOOP
4126 025570 012704 033614          MOV     #MESDAT,R4   ;LOAD POINTER TO DATA

```

```
4127 025574 005037 025724 CLR 108 ;CLEAR SOFT RCC
4128 025600 005137 025724 COM 108 ;START AT =1
4129 025604 012700 000004 MOV #4,R0 ;LOAD CHARACTER COUNT
4130 025610 004737 033176 JSR PC,SYNLD ;LOAD 2 FLAG CHARACTERS IN OUT SILO
4131 025614 004737 032176 JSR PC,OUTRDY ;WAIT FOR OUTRDY
4132 025620 004537 033332 JSR R5,MESLD ;LOAD SILO WITH 4 CHAR MESS
4133 025624 033614 MFSDAT ;ADDRESS OF MESSAGE
4134 025626 000004 4 ;NUMBER OF CHARACTERS
4135 025630 004737 033306 JSR PC,EOM ;LOAD GARBAGE CHARACTER, WITH EOM SET
4136 025634 004737 033306 JSR PC,EOM
4137 025640 004537 033332 JSR R5,MESLD ;LOAD FOUR MORE CHARACTERS
4138 025644 033614 MFSDAT ;ADDRESS OF MESSAGE
4139 025646 000004 4 ;NUMBER OF CHARACTERS
4140 025650 004737 033306 JSR PC,EOM ;SET EOM
4141 025654 004737 033306 JSR PC,EOM ;SET EOM
4142 025660 004737 032044 JSR PC,OCOR ;WAIT FOR OCOR
4143 025664 005003 CLR R3 ;CLEAR BIT COUNTER
4144 025666 104415 000022 DATACLK,22 ;CLOCK DATA
4145 025672 112405 128: MOVB (R4)+,R5 ;LOAD R5 WITH CHAR
4146 025674 010502 MOV R5,R2 ;LOAD R2 WITH CHAR
4147
4148 ;CHECK FIRST FOUR CHARACTER MESSAGE
4149 ;IN THE BIT WINDOW (0,125,252,377)
4150
4151 025676 010537 025772 MOV R5,718 ;LOAD FOR STUFF CHECK
4152 025702 012737 102010 033030 MOV #CRC,CCITT,XPOLY ;LOAD POLYNOMIAL
4153 025710 010537 025722 MOV R5,678 ;LOAD SOFT CHAR FOR BCC
4154 025714 004537 032706 JSR R5,SIMBCC ;CALCULATE SOFT BCC
4155 025720 000010 10 ;SHIFT COUNT
4156 025722 000000 678: 0 ;CHARACTER
4157 025724 000000 108: 0 ;OLD BCC
4158 025726 013737 033032 025724 MOV CALBCC,108 ;LOAD SOFT BCC FOR NEXT SHIFT
4159 025734 104415 000001 648: DATACLK, 1 ;SHIFT DATA IN TO BIT WINDOW
4160 025740 106002 RORB R2 ;SHIFT SOFT DATA
4161 025742 103005 BCC 658 ;BR IF A SPACE
4162 025744 004737 032012 JSR PC,GETSI ;LOOK AT BIT WINDOW
4163 025750 103406 BCS 668 ;BR IF OK (MARK)
4164 025752 104006 HLT 6 ;ERROR, BIT WINDOW WAS A SPACE
4165 025754 000404 BR 668 ;CONTINUE
4166 025756 004737 032012 658: JSR PC,GETSI ;LOOK AT BIT WINDOW
4167 025762 103001 BCC 668 ;BR IF OK (SPACE)
4168 025764 104006 HLT 6 ;ERROR, BIT WINDOW WAS A MARK
4169
4170 025766 004537 033474 668: JSR R5,STFFCK
4171 025772 000000 718: 0
4172 025774 000001 1 ;SHIFT FOR NEXT STUFF CHECK
4173 025776 110237 025772 MOVB R2,718 ;SHIFT FOR NEXT STUFF CHECK
4174 026007 005203 INC R3 ;BUMP BIT COUNTER
4175 026004 022703 000010 CMP #10,R3 ;DONE FULL 8 BITS YET
4176 026010 001351 BNE 648 ;BR IF NO
4177 026012 005003 CLR R3 ;CLEAR BIT COUNTER
4178 026014 005300 DEC R0 ;DEC CHARACTER COUNT
4179 026016 001325 BNE 128 ;BR IF NOT DONE YET
4180
4181 ;CHECK BCC FOR PRECEDING MESSAGE IN THE BIT WINDOW
4182
```

```
4183 026020 005137 033032 COM CALBCC ;ADJUST BCC FOR SDLC
4184 026024 013700 033032 MOV CALBCC,R0 ;PUT BCC IN R0
4185 026030 010037 026072 MOV R0,728 ;LOAD BCC FOR STUFF CHECK
4186 026034 104415 000001 688: DATACLK,1 ;SHIFT HARDWARE BCC
4187 026040 006000 ROR R0 ;SHIFT SOFT BCC
4188 026042 103005 BCC 698 ;BR IF CARRY CLEAR
4189 026044 004737 032012 JSR PC,GETSI ;LOOK AT BIT WINDOW
4190 026050 103406 BCS 708 ;BR IF OK (MARK)
4191 026052 104014 HLT 14 ;ERROR, CRC WRONG (SPACE)
4192 026054 000404 BR 708 ;CONTINUE
4193 026056 004737 032012 698: JSR PC,GETSI ;LOOK AT BIT WINDOW
4194 026062 103001 BCC 708 ;BR IF OK (SPACE)
4195 026064 104014 HLT 14 ;ERROR, CRC WRONG (MARK)
4196
4197 026066 004537 033474 708: JSR R5,STFFCK
4198 026072 000000 728: 0 ;CHECK BCC CHAR FOR ZERO STUFFS
4199 026074 000001 1 ;CHARACTER
4200 026076 010037 026072 MOV R0,728 ;SHIFT SOFTBCC ONCE
4201 026102 005203 INC R3 ;BUMP BIT COUNTER
4202 026104 022703 000020 CMP #20,R3 ;FINISHED BCC YET?
4203 026110 001351 BNE 688 ;BR IF NO
4204 026112 005003 CLR R3 ;CLEAR BIT COUNTER
4205
4206 ;CHECK FOR FLAG TO FOLLOW BCC
4207
4208 026114 012737 000176 001252 MOV #B<01111110>,TEMP3 ;PUT FLAG CHARACTER IN TEMP3
4209 026122 104415 000001 738: DATACLK, 1 ;CLOCK FLAG ONCE
4210 026126 106037 001252 RORB TEMP3 ;SHIFT SOFT FLAG
4211 026132 103405 BCS 748 ;BR IF BIT IS MARK
4212 026134 004737 032012 JSR PC,GETSI ;LOOK AT BIT WINDOW
4213 026140 103006 BCC 758 ;BR IF OK
4214 026142 104026 HLT 26 ;ERROR IN FLAG CHAR
4215 026144 000404 BR 758 ;CONTINUE
4216 026146 004737 032012 748: JSR PC,GETSI ;LOOK AT BIT WINDOW
4217 026152 103401 BCS 758 ;BR IF OK
4218 026154 104026 HLT 26 ;ERROR IN FLAG CHAR
4219 026156 005203 INC R3 ;INC BIT COUNT
4220 026160 022703 000010 758: CMP #10,R3 ;FLAG DONE YET?
4221 026162 001356 BNE 738 ;BR IF NO
4222 026166 005003 CLR R3 ;CLEAR BIT COUNT
4223 026170 012700 000004 MOV #4,R0 ;RESET CHARACTER COUNTER
4224 026174 012704 033614 MOV #MESDAT,R4 ;LOAD MESSAGE POINTER
4225 026200 005037 026242 CLR 118 ;CLR SOFT BCC
4226 026204 005137 026242 COM 118 ;ADJUST TO -1 FOR SDLC
4227 026210 112405 138: MOVB (R4)+,R5 ;LOAD CHAR IN R5
4228 026212 010502 MOV R5,R2 ;LOAD CHAR IN R2
4229
4230 ;CHECK SECOND MESSAGE IN THE BIT WINDOW (0,125,252,377)
4231
4232 026214 010537 026310 MOV R5,838 ;LOAD FOR STUFF CHECK
4233 026220 012737 102010 033030 MOV #CRC,CCITT,XPOLY ;LOAD POLYNOMIAL
4234 026226 010537 026240 MOV R5,798 ;LOAD SOFT CHAR FOR BCC
4235 026232 004537 032706 JSR R5,SIMBCC ;CALCULATE SOFT BCC
4236 026236 000010 10 ;SHIFT COUNT
4237 026240 000000 798: 0 ;CHARACTER
4238 026242 000000 118: 0 ;OLD BCC
```

```

4239 026244 013737 033032 026242      MOV    CALRCC,118      ;LOAD SOFT RCC FOR NEXT SHIFT
4240 026252 104415 000001      DATACLK, 1          ;SHIFT DATA IN TO BIT WINDOW
4241 026256 106002      RORB   R2            ;SHIFT SOFT DATA
4242 026260 103005      BCC    778          ;BR IF A SPACE
4243 026262 047377 032012      JSR    PC,GETSI     ;LOOK AT BIT WINDOW
4244 026266 103406      RCS    788          ;BR IF OK (MARK)
4245 026270 104006      HLT    6            ;ERROR, BIT WINDOW WAS A SPACE
4246 026272 000494      BR     788          ;CONTINUE
4247 026274 047377 032012      JSR    PC,GETSI     ;LOOK AT BIT WINDOW
4248 026300 103001      BCC    788          ;BR IF OK (SPACE)
4249 026302 104006      HLT    6            ;ERROR, BIT WINDOW WAS A MARK
4250 026304      ;
4251 026304 004537 033474      JSR    R5,STFFCK    ;
4252 026310 000000      0
4253 026312 000001      1
4254 026314 110237 026310      MOVSB  P2,R38       ;SHIFT FOR NEXT STUFF CHECK
4255 026320 005203      INC    R3           ;BUMP BIT COUNTER
4256 026322 022703 000010      CMP    #10,R3       ;DONE FULL 8 BITS YET
4257 026326 001351      BNE   768          ;BR IF NO
4258 026330 005003      CLR    R3           ;CLEAR BIT COUNTER
4259 026332 005300      DEC    R0           ;DEC CHARACTER COUNT
4260 026334 001325      BNE   138          ;BR IF NOT DONE YET
4261      ;
4262      ;CHECK BCC FOR PRECEDING MESSAGE IN THE BIT WINDOW
4263      ;
4264 026336 005137 033032      COM    CALBCC       ;ADJUST BCC FOR SDLC
4265 026342 013700 033032      MOV    CALBCC,R0   ;PUT BCC IN R0
4266 026346 010037 026410      MOV    R0,848      ;LOAD BCC FOR STUFF CHECK
4267 026352 104415 000001      DATACLK,1         ;SHIFT HARDWARE BCC
4268 026356 006000      RORB   R0           ;SHIFT SOFT BCC
4269 026360 103005      BCC    818          ;BR IF CARRY CLEAR
4270 026362 047377 032012      JSR    PC,GETSI     ;LOOK AT BIT WINDOW
4271 026366 103406      BCS    828          ;BR IF OK (MARK)
4272 026370 104014      HLT    14          ;ERROR, CRC WRONG (SPACE)
4273 026372 000404      BR     828          ;CONTINUE
4274 026374 047377 032012      JSR    PC,GETSI     ;LOOK AT BIT WINDOW
4275 026400 103001      BCC    828          ;BR IF OK (SPACE)
4276 026402 104014      HLT    14          ;ERROR, CRC WRONG (MARK)
4277 026404      ;
4278 026404 004537 033474      JSR    R5,STFFCK    ;CHECK BCC CHAR FOR ZERO STUFFS
4279 026410 000000      0
4280 026412 000001      1
4281 026414 010037 026410      MOV    R0,848      ;SHIFT SOFTACC ONCE
4282 026420 005203      INC    R3           ;BUMP BIT COUNTER
4283 026422 022703 000020      CMP    #20,R3       ;FINISHED BCC YET?
4284 026426 001351      BNE   808          ;BR IF NO
4285 026430 005003      CLR    R3           ;CLEAR BIT COUNTER
4286      ;
4287      ;CHECK FOR FLAG TO FOLLOW BCC
4288      ;
4289 026432 012737 000176 001252      MOV    #*B<01111110>,TEMP3 ;PUT FLAG CHARACTER IN TEMP3
4290 026440 104415 000001      DATACLK, 1         ;CLOCK FLAG ONCE
4291 026444 106037 001252      RORB   TEMP3        ;SHIFT SOFT FLAG
4292 026450 103405      BCS    868          ;BR IF BIT IS MARK
4293 026452 047377 032012      JSR    PC,GETSI     ;LOOK AT BIT WINDOW
4294 026456 103006      BCC    878          ;BR IF OK

```

```

4295 026460 104026      HLT    26           ;ERROR IN FLAG CHAR
4296 026462 000404      BR     878          ;
4297 026464 047377 032012      JSR    PC,GETSI     ;LOOK AT BIT WINDOW
4298 026470 103401      BCS    878          ;BR IF OK
4299 026472 104026      HLT    26           ;ERROR IN FLAG CHAR
4300 026474 005203      INC    R3           ;INC BIT COUNT
4301 026476 022703 000010      CMP    #10,R3       ;FLAG DONE YET?
4302 026502 001356      BNE   858          ;BR IF NO
4303 026504 005003      CLR    R3           ;CLEAR BIT COUNT
4304      ;
4305      ;CHECK TO SEE IF TRANSMITTER IS MARKING
4306      ;
4307 026506 104415 000001      DATACLK, 1         ;CLOCK TRANSMITTER
4308 026512 004737 032012      JSR    PC,GETSI     ;LOOK AT WINDOW
4309 026516 103401      BCS    38           ;IT SHOULD BE MARKING
4310 026520 104024      HLT    24           ;ERROR, BIT WAS A SPACE
4311 026522 005203      INC    R3           ;BUMP BIT COUNTER
4312 026524 022703 000007      CMP    #7,R3        ;DONE YET
4313 026530 001366      BNE   28           ;BR IF NO
4314 026532 104415 000010      DATACLK, 10        ;GIVE ENOUGH TICKS TO CLEAR OUT ACTIVE
4315 026536 005003      CLR    R3           ;CLEAR BIT COUNTER
4316 026540 104415 000001      DATACLK, 1         ;SHIFT OUT NEXT BIT
4317 026544 047377 032012      JSR    PC,GETSI     ;LOOK AT BIT WINDOW
4318 026550 103401      BCS    #4           ;BR IF IT IS A MARK
4319 026552 104024      HLT    24           ;ERROR, TRANSMITTER IS NOT MARKING
4320 026554 005203      INC    R3           ;INC BIT COUNT
4321 026556 022703 000020      CMP    #20,R3       ;DONE YET?
4322 026562 001366      BNE   48           ;BR IF NO
4323      ;
4324      ;CHECK TO SEE THAT FIRST FOUR CHARACTER MESSAGE
4325      ;WAS RECEIVED CORRECTLY (0,125,252,377)
4326      ;
4327 026564 104415 000001      DATACLK, 1         ;GET LAST BIT IN RECEIVER
4328 026570 012703 000004      MOV    #4,R3        ;R3=CHARACTER COUNT
4329 026574 012707 033614      MOV    #MESDAT,R2   ;LOAD MESSAGE POINTER IN R2
4330 026600 004737 032652      JSR    PC,INRDY     ;WAIT FOR INRDY
4331 026604 104414      ROMCLK 021204       ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4332 026606 021204      ;
4333 026610 016104 000004      MOV    4(R1),R4     ;PUT "FOUND" IN R4
4334 026614 112205      MOVSB (R2)+,R5     ;PUT "EXPECTED" IN R5
4335 026616 120504      CMPSB R5,R4        ;IS RECEIVED DATA CORRECT?
4336 026620 001401      BEQ    418          ;BR IF YES
4337 026622 104010      HLT    10          ;RECEIVE DATA ERROR
4338 026624 005303      DFC    R3           ;DEC CHARACTER COUNT
4339 026626 001364      BNE   408          ;BR IF NOT DONE YET
4340      ;
4341      ;CHECK TO SEE THAT IN BCC MATCH IS SET
4342      ;AND THAT THE BCC WAS RECEIVED CORRECTLY
4343      ;
4344 026630 047377 032652      JSR    PC,INRDY     ;WAIT FOR INRDY
4345 026634 104414      ROMCLK 021204       ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4346 026636 021204      ;
4347 026640 116137 000004 001252      MOVSB 4(R1),TEMP3   ;PUT IN TEMP3
4348 026644 042737 177400 001252      RLC    #177400,TEMP3 ;CLEAR HI BYTE
4349 026654 047377 032652      JSR    PC,INRDY     ;WAIT FOR INRDY
4350 026660 104414      ROMCLK 021204       ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304

```

```

4351 026662 021244 021244
4352 026661 016104 000004 MOV 4(R1),R4 ;PUT "FOUND" IN R4
4353 026670 042704 000374 BIC #374,R4 ;CLEAR UNWANTED BITS
4354 026674 012705 000003 MOV #3,R5 ;PUT "EXPECTED" IN R5
4355 026700 120504 CMPB R5,R4 ;ARE IN BCC MATCH AND BLOCK END SET?
4356 026702 001401 BEQ 508
4357 026704 104042 HLT 42 ;IN BCC MATCH ERROR
4358 026706
4359 026706 508: ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4360 026710 021204 021204 ;GET LAST HALF
4361 026712 116137 000004 001251 MOVB 4(R1),TEMP2+1 ;PUT IN TEMP2
4362 026720 042737 000377 001250 BIC #377,TEMP2 ;CLEAR LO BYTE
4363 026726 083737 001250 001252 BIS TEMP2,TEMP3 ;16 BIT BCC NOW IN TEMP3
4364 026734 023737 033032 001252 CMP CALBCC,TEMP3 ;IS IT CORRECT?
4365 026742 001401 BEQ 428 ;BR IF OK
4366 026744 104027 HLT 27
4367
4368 ;CHECK TO SEE THAT SECOND FOUR CHARACTER MESSAGE
4369 ;WAS RECEIVED CORRECTLY (0,125,252,377)
4370
4371 026746 012703 000004 428: MOV #4,R3 ;R3=CHARACTER COUNT
4372 026752 012702 033614 MOV #MESDAT,R2 ;LOAD MESSAGE POINTER IN R2
4373 026756 004737 032652 438: JSR PC,INRDY ;WAIT FOR INRDY
4374 026762 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4375 026764 021204 021204
4376 026766 016104 000004 MOV 4(R1),R4 ;PUT "FOUND" IN R4
4377 026772 112205 MOVB (R2)+,R5 ;PUT "EXPECTED" IN R5
4378 026774 120504 CMPB R5,R4 ;IS RECEIVED DATA CORRECT?
4379 026776 001401 BEQ 448 ;BR IF YES
4380 027000 104010 HLT 10 ;RECEIVE DATA ERROR
4381 027002 005303 448: DEC R3 ;DEC CHARACTER COUNT
4382 027004 001364 BNE 438 ;BR IF NOT DONE YET
4383
4384 ;CHECK TO SEE THAT IN BCC MATCH IS SET
4385 ;AND THAT THE BCC WAS RECEIVED CORRECTLY
4386
4387 027006 004737 032652 JSR PC,INRDY ;WAIT FOR INRDY
4388 027012 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4389 027014 021204 021204 ;GET FIRST HALF OF CRC
4390 027016 116137 000004 001252 MOVB 4(R1),TEMP3 ;PUT IN TEMP3
4391 027024 042737 177400 001252 BIC #177400,TEMP3 ;CLEAR HI BYTE
4392 027032 004737 032652 JSR PC,INRDY ;WAIT FOR INRDY
4393 027036 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4394 027040 021244 021244
4395 027042 016104 000004 MOV 4(R1),R4 ;PUT "FOUND" IN R4
4396 027046 042704 000374 BIC #374,R4 ;CLEAR UNWANTED BITS
4397 027052 012705 000003 MOV #3,R5 ;PUT "EXPECTED" IN R5
4398 027056 120504 CMPB R5,R4 ;ARE IN BCC MATCH AND BLOCK END SET?
4399 027060 001401 BEQ 518
4400 027062 104042 HLT 42 ;IN BCC MATCH ERROR
4401 027064
4402 027064 104414 518: ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4403 027066 021204 021204 ;GET LAST HALF
4404 027070 116137 000004 001251 MOVB 4(R1),TEMP2+1 ;PUT IN TEMP2
4405 027076 042737 000377 001250 BIC #377,TEMP2 ;CLEAR LO BYTE
4406 027104 053737 001250 001252 BIS TEMP2,TEMP3 ;16 BIT BCC NOW IN TEMP3

```

```

4407 027112 023737 033032 001252 CMP CALBCC,TEMP3 ;IS IT CORRECT?
4408 027120 001401 BEQ 58 ;BR IF OK
4409 027122 104027 HLT 27
4410 027124 104400 58: SCOPE ;SCOPE THIS TEST
4411
4412
4413 ;***** TEST 56 *****
4414 ;BITSTUFF EOM FUNCTION TEST
4415 ;THIS TEST LOADS OUT SILO WITH: 2 FLAGS,4 CHAR MESSAGE,EOM
4416 ;SOM,4 CHAR MESS,EOM. THE DATA STREAM IS CHECKED TO BE
4417 ;4 CHAR,BCC,FLAG,4 CHAR,BCC,FLAG,MARKS. THIS TEST VERIFYS THAT
4418 ;THE CHARACTERS LOADED WITH EOM SET ARE LOST
4419 ;ALSO THAT THE CHAR LOADED WITH SOM IS NOT IN THE BCC
4420 ;ALL DATA AND BCC'S ARE CHECKED IN THE BIT WINDOW
4421 ;THE FOUR CHARACTER MESSAGE IS 0,125,252,377
4422 ;RECEIVED DATA IS VERIFIED, AND IN BCC MATCH IS CHECKED
4423 ;*****
4424
4425 ; TEST 56
4426 ;-----
4427 027126 012737 000056 001226 TST56: MOV #56,TSTNO
4428 027134 012737 030606 001216 MOV #TST57,NEXT
4429
4430 027142 104412 MSTCLR ;R1 CONTAINS BASE DMC11 ADDRESS
4431 027144 005061 000004 CLR 4(R1) ;MASTER CLEAR DMC11
4432 027150 104414 ROMCLK ;CLEAR PORT4
4433 027152 122117 122117 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4434 027154 004737 033374 JSR PC,CLRIO ;PUT LINE UNIT IN BITSTUFF MODE
4435 027160 005037 033612 CLR BITCON ;DO THIS AFTER MODE IS SET
4436 ;CONSECUTIVE 1'S COUNTER INIT TO 0
4437
4438 ;LOAD OUT DATA SILO
4439 027164 012711 004000 MOV #BIT11,(R1) ;SET LINE UNIT LOOP
4440 027170 012704 033614 MOV #MESDAT,R4 ;LOAD POINTER TO DATA
4441 027174 005037 027330 CLR 108 ;CLEAR SOFT BCC
4442 027200 005137 027330 COM 108 ;START AT -1
4443 027204 012700 000004 MOV #4,R0 ;LOAD CHARACTER COUNT
4444 027210 004737 033176 JSR PC,SYNLD ;LOAD 2 FLAG CHARACTERS IN OUT SILO
4445 027214 004737 032176 JSR PC,OUTRDY ;WAIT FOR OUTRDY
4446 027220 004537 033332 JSR R5,MESLD ;LOAD SILO WITH 4 CHAR MESS
4447 027224 033614 MESDAT ;ADDRESS OF MESSAGE
4448 027226 000004 4 ;NUMBER OF CHARACTERS
4449 027230 004737 033306 JSR PC,EOM ;LOAD GARBAGE CHARACTER, WITH EOM SET
4450 027234 004737 033306 JSR PC,EOM
4451 027240 004737 033256 JSR PC,SOM ;LOAD GARBAGE CHAR WITH SOM SET
4452 027244 004537 033332 JSR R5,MESLD ;LOAD FOUR MORE CHARACTERS
4453 027250 033614 MESDAT ;ADDRESS OF MESSAGE
4454 027252 000004 4 ;NUMBER OF CHARACTERS
4455 027254 004737 033306 JSR PC,EOM ;SET EOM
4456 027260 004737 033306 JSR PC,EOM ;SET EOM
4457 027264 004737 032044 JSR PC,OCOR ;WAIT FOR OCOR
4458 027270 005003 CLR R3 ;CLEAR BIT COUNTER
4459 027272 104415 000022 DATAACK,22 ;LOCK DATA
4460 027276 112405 128: MOVB (R4)+,R5 ;LOAD R5 WITH CHAR

```

```

4463 ;CHECK FIRST FOUR CHARACTER MESSAGE
4464 ;IN THE BIT WINDOW (0,125,252,377)
4465
4466 027302 010537 027376 MOV R5,718 ;LOAD FOR STUFF CHECK
4467 027306 012737 102010 033030 MOV #CRC,CCITT,XPOLY ;LOAD POLYNOMIAL
4468 027314 010537 027326 MOV R5,578 ;LOAD SOFT CHAR FOR BCC
4469 027320 004537 032706 JSP R5,SIMBCC ;CALCULATE SOFT BCC
4470 027324 000010 10 ;SHIFT COUNT
4471 027326 000000 678: 0 ;CHARACTER
4472 027330 000000 106: 0 ;OLD ACC
4473 027332 013737 033032 027330 MOV CALBCC,105 ;LOAD SOFT ACC FOR NEXT SHIFT
4474 027340 104415 000001 648: DATACLK, 1 ;SHIFT DATA IN TO BIT WINDOW
4475 027344 106002 PORR R2 ;SHIFT SOFT DATA
4476 027346 103005 RCC 658 ;BR IF A SPACE
4477 027350 004737 032012 JSR PC,GETSI ;LOOK AT BIT WINDOW
4478 027354 103406 BCS 668 ;BR IF OK (MARK)
4479 027356 104006 HLT 6 ;ERROR, BIT WINDOW WAS A SPACE
4480 027360 000404 BR 668 ;CONTINUE
4481 027362 004737 032012 JSR PC,GETSI ;LOOK AT BIT WINDOW
4482 027366 103001 BCC 668 ;BR IF OK (SPACE)
4483 027370 104006 HLT 6 ;ERROR, BIT WINDOW WAS A MARK
4484 027372 668: JSR R5,STFFCK
4485 027377 004537 033474 718: 0
4486 027376 000000 1
4487 027400 000001 MOV R2,718 ;SHIFT FOR NEXT STUFF CHECK
4488 027402 110237 027376 INC R3 ;BUMP BIT COUNTER
4489 027406 005203 CMP #10,R3 ;DONE FULL 8 BITS YET
4490 027410 022703 000010 BNE 648 ;BR IF NO
4491 027414 001351 CLR R3 ;CLEAR BIT COUNTER
4492 027416 005003 DEC R0 ;DEC CHARACTER COUNT
4493 027420 005300 BNE 128 ;BR IF NOT DONE YET
4494 027422 001325
4495
4496 ;CHECK BCC FOR PRECEDING MESSAGE IN THE BIT WINDOW
4497
4498 027424 005137 033032 COM CALBCC ;ADJUST BCC FOR SDLC
4499 027430 013700 033032 MOV CALBCC,R0 ;PUT BCC IN R0
4500 027434 010437 027476 MOV R0,728 ;LOAD BCC FOR STUFF CHECK
4501 027440 104415 000001 688: DATACLK,1 ;SHIFT HARDWARE BCC
4502 027444 006000 ROR R0 ;SHIFT SOFT BCC
4503 027446 103005 BCC 698 ;BR IF CARRY CLEAR
4504 027450 004737 032012 JSR PC,GETSI ;LOOK AT BIT WINDOW
4505 027454 103406 BCS 708 ;BR IF OK (MARK)
4506 027456 104014 HLT 14 ;ERROR, CPC WRONG (SPACE)
4507 027460 000404 BR 708 ;CONTINUE
4508 027462 004737 032012 JSR PC,GETSI ;LOOK AT BIT WINDOW
4509 027466 103001 BCC 708 ;BR IF OK (SPACE)
4510 027470 104014 HLT 14 ;ERROR, CPC WRONG (MARK)
4511 027472 708: JSR R5,STFFCK
4512 027477 004537 033474 728: 0
4513 027476 000000 ;CHARACTER
4514 027500 000001 1 ;SHIFT COUNT
4515 027502 010037 027476 MOV R0,728 ;SHIFT SOFT BCC ONCE
4516 027506 005203 INC R3 ;BUMP BIT COUNTER
4517 027510 022703 000020 CMP #20,R3 ;FINISHED BCC YET?
4518 027514 001351 BNE 688 ;BR IF NO

```

```

4519 027516 005003 CLR R3 ;CLEAR BIT COUNTER
4520
4521 ;CHECK FOR FLAG TO FOLLOW BCC
4522
4523 027520 012737 000176 001252 MOV #B<01111110>,TEMP3 ;PUT FLAG CHARACTER IN TEMP3
4524 027526 104415 000001 738: DATACLK, 1 ;CLOCK FLAG ONCE
4525 027532 106037 001252 RORR TEMP3 ;SHIFT SOFT FLAG
4526 027536 103405 BCS 748 ;BR IF BIT IS MARK
4527 027540 004737 032012 JSR PC,GETSI ;LOOK AT BIT WINDOW
4528 027544 103006 BCC 758 ;BR IF OK
4529 027546 104026 HLT 26 ;ERROR IN FLAG CHAR
4530 027550 000404 BR 758 ;CONTINUE
4531 027552 004737 032012 JSR PC,GETSI ;LOOK AT BIT WINDOW
4532 027556 103401 BCS 758 ;BR IF OK
4533 027560 104026 HLT 26 ;ERROR IN FLAG CHAR
4534 027562 005203 INC R3 ;INC BIT COUNT
4535 027564 022703 000010 CMP #10,R3 ;FLAG DONE YET?
4536 027570 001356 BNE 738 ;BR IF NO
4537 027572 005003 CLR R3 ;CLEAR BIT COUNT
4538
4539 ;CHECK FOR ANOTHER FLAG CAUSED BY THE SOM
4540
4541 027574 012737 000176 001252 MOV #B<01111110>,TEMP3 ;PUT FLAG CHARACTER IN TEMP3
4542 027602 104415 000001 768: DATACLK, 1 ;CLOCK FLAG ONCE
4543 027606 106037 001252 RORR TEMP3 ;SHIFT SOFT FLAG
4544 027612 103405 BCS 778 ;BR IF BIT IS MARK
4545 027614 004737 032012 JSR PC,GETSI ;LOOK AT BIT WINDOW
4546 027620 103006 BCC 788 ;BR IF OK
4547 027622 104026 HLT 26 ;ERROR IN FLAG CHAR
4548 027624 000404 BR 788 ;CONTINUE
4549 027626 004737 032012 JSR PC,GETSI ;LOOK AT BIT WINDOW
4550 027632 103401 BCS 788 ;BR IF OK
4551 027634 104026 HLT 26 ;ERROR IN FLAG CHAR
4552 027636 005203 INC R3 ;INC BIT COUNT
4553 027640 022703 000010 CMP #10,R3 ;FLAG DONE YET?
4554 027644 001356 BNE 768 ;BR IF NO
4555 027646 005003 CLR R3 ;CLEAR BIT COUNT
4556 027650 012700 000004 MOV #4,R0 ;RESET CHARACTER COUNTER
4557 027654 012704 033614 MOV #MESDAT,R4 ;LOAD MESSAGE POINTER
4558 027660 005037 027722 CLR 118 ;CLR SOFT BCC
4559 027664 005137 027722 COM 118 ;ADJUST TO -1 FOR SDLC
4560 027670 112405 138: MOV R4,R5 ;LOAD CHAR IN R5
4561 027672 010502 MOV R5,R2 ;LOAD CHAR IN R2
4562
4563 ;CHECK SECOND MESSAGE IN THE BIT WINDOW (0,125,252,377)
4564
4565 027674 010537 027770 MOV R5,868 ;LOAD FOR STUFF CHECK
4566 027700 012737 102010 033030 MOV #CRC,CCITT,XPOLY ;LOAD POLYNOMIAL
4567 027706 010537 027720 MOV R5,828 ;LOAD SOFT CHAR FOR BCC
4568 027712 004537 032706 JSR R5,SIMBCC ;CALCULATE SOFT BCC
4569 027716 000010 10 ;SHIFT COUNT
4570 027720 000000 828: 0 ;CHARACTER
4571 027722 000000 118: 0 ;OLD BCC
4572 027724 013737 033032 027722 MOV CALBCC,118 ;LOAD SOFT ACC FOR NEXT SHIFT
4573 027732 104415 000001 798: DATACLK, 1 ;SHIFT DATA IN TO BIT WINDOW
4574 027736 106002 PORR R2 ;SHIFT SOFT DATA

```

4475	027740	103005		RCC	808		;BR IF A SPACE
4476	027742	004737	032012	JSP	PC,GETSI		;LOOK AT BIT WINDOW
4477	027746	103406		BSC	R18		;BR IF OK (MARK)
4478	027750	104006		HLT	6		;ERROR, BIT WINDOW WAS A SPACE
4479	027752	000404		BR	818		;CONTINUE
4480	027754	004737	032012	JSP	PC,GETSI		;LOOK AT BIT WINDOW
4481	027760	103001		BCC	818		;BR IF OK (SPACE)
4482	027762	104006		HLT	6		;ERROR, BIT WINDOW WAS A MARK
4483	027764						
4484	027764	004537	033474	JSR	R5,STFFCK		
4485	027770	000000		0			
4486	027772	000001		1			
4487	027774	112237	027770	MOVB	R2,868		;SHIFT FOR NEXT STUFF CHECK
4488	030000	005203		INC	R3		;BUMP BIT COUNTER
4489	030002	022703	000010	CMP	#10,R3		;DONE FULL 6 BITS YET
4490	030006	001351		BNE	798		;BR IF NO
4491	030010	005003		CLR	R3		;CLEAR BIT COUNTER
4492	030012	005300		DEC	R0		;DEC CHARACTER COUNT
4493	030014	001325		BNE	138		;BR IF NOT DONE YET
4494							
4495							
4496							;CHECK BCC FOR PRECEDING MESSAGE IN THE BIT WINDOW
4497	030016	005137	033032	COM	CALBCC		;ADJUST BCC FOR SDLC
4498	030022	013700	033032	MOV	CALBCC,R0		;PUT BCC IN R0
4499	030026	010037	030070	MOV	R0,878		;LOAD BCC FOR STUFF CHECK
4500	030032	104415	000001	838:	DATACLK,1		;SHIFT HARDWARE BCC
4501	030036	006000		ROR	R0		;SHIFT SOFT BCC
4502	030040	103005		RCC	848		;BR IF CARRY CLEAR
4503	030042	004737	032012	JSR	PC,GETSI		;LOOK AT BIT WINDOW
4504	030046	103406		BSC	858		;BR IF OK (MARK)
4505	030050	104014		HLT	14		;ERROR, CRC WRONG (SPACE)
4506	030052	000404		BR	858		;CONTINUE
4507	030054	004737	032012	JSR	PC,GETSI		;LOOK AT BIT WINDOW
4508	030060	103001		BCC	858		;BR IF OK (SPACE)
4509	030062	104014		HLT	14		;ERROR, CRC WRONG (MARK)
4510	030064						
4511	030064	004537	033474	JSR	R5,STFFCK		;CHECK BCC CHAR FOR ZERO STUFFS
4512	030070	000000		0			;CHARACTER
4513	030072	000001		1			;SHIFT COUNT
4514	030074	010037	030070	MOV	R0,878		;SHIFT SOFTCC ONCE
4515	030100	005203		INC	R3		;BUMP BIT COUNTER
4516	030102	022703	000020	CMP	#20,R3		;FINISHED BCC YET?
4517	030106	001351		BNE	836		;BR IF NO
4518	030110	005003		CLR	R3		;CLEAR BIT COUNTER
4519							
4520							;CHECK FOR FLAG TO FOLLOW BCC
4521							
4522	030112	012737	000176 001252	MOV	#"B<01111110>,TEMP3		;PUT FLAG CHARACTER IN TEMP3
4523	030120	104415	000001	888:	DATACLK,1		;CLOCK FLAG ONCE
4524	030124	106037	001252	RORB	TEMP3		;SHIFT SOFT FLAG
4525	030130	103405		BSC	898		;BR IF BIT IS MARK
4526	030132	004737	032012	JSR	PC,GETSI		;LOOK AT BIT WINDOW
4527	030136	103006		BCC	908		;BR IF OK
4528	030140	104026		HLT	26		;ERROR IN FLAG CHAR
4529	030142	000404		BR	908		
4530	030144	004737	032012	898:	JSR	PC,GETSI	;LOOK AT BIT WINDOW

4631	030150	103401		BSC	908		;BR IF OK
4632	030152	104026		HLT	26		;ERROR IN FLAG CHAR
4633	030154	005203		908:	INC	R3	;INC BIT COUNT
4634	030156	022703	000010	908:	CMP	#10,R3	;FLAG DONE YET?
4635	030162	001356		BNE	888		;BR IF NO
4636	030164	005003		CLR	R3		;CLEAR BIT COUNT
4637							
4638							
4639							
4640	030166	104415	000001	28:	DATACLK,1		;CLOCK TRANSMITTER
4641	030172	004737	032012	JSR	PC,GETSI		;LOOK AT WINDOW
4642	030176	103401		BSC	38		;IT SHOULD BE MARKING
4643	030200	104024		HLT	24		;ERROR, BIT WAS A SPACE
4644	030202	005203		38:	INC	R3	;BUMP BIT COUNTER
4645	030204	022703	000007	38:	CMP	#7,R3	;DONE YET
4646	030210	001366		BNE	28		;BR IF NO
4647	030212	104415	000010	DATACLK,10			;GIVE ENOUGH TICKS TO CLEAR OUT ACTIVE
4648	030216	005003		CLR	R3		;CLEAR BIT COUNTER
4649	030220	104415	000001	48:	DATACLK,1		;SHIFT OUT NEXT BIT
4650	030224	004737	032012	JSR	PC,GETSI		;LOOK AT BIT WINDOW
4651	030230	103401		BSC	,+4		;BR IF IT IS A MARK
4652	030232	104024		HLT	24		;ERROR, TRANSMITTER IS NOT MARKING
4653	030234	005203		INC	R3		;INC BIT COUNT
4654	030236	022703	000020	48:	CMP	#20,R3	;DONE YET?
4655	030242	001366		BNE	48		;BR IF NO
4656							
4657							
4658							;CHECK TO SEE THAT FIRST FOUR CHARACTER MESSAGE
4659							;WAS RECEIVED CORRECTLY (0,125,252,377)
4660	030244	104415	000001	DATACLK,1			;GET LAST BIT IN RECEIVER
4661	030250	012703	000004	MOV	#4,R3		;R3=CHARACTER COUNT
4662	030254	012702	033614	MOV	#MESDAT,R2		;LOAD MESSAGE POINTER IN R2
4663	030260	004737	032652	408:	JSR	PC,INRDY	;WAIT FOR INRDY
4664	030264	104414		ROMCLK			;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4665	030266	021204		021204			
4666	030270	016104	000004	MOV	4(R1),R4		;PUT "FOUND" IN R4
4667	030274	112205		MOV	(R2)+,R5		;PUT "EXPECTED" IN R5
4668	030276	120504		CMQB	R5,R4		;IS RECEIVED DATA CORRECT?
4669	030300	001351		BEO	418		;BR IF YES
4670	030302	104010		HLT	10		;RECEIVE DATA ERROR
4671	030304	005303		418:	DEC	R3	;DEC CHARACTER COUNT
4672	030306	001364		BNE	408		;BR IF NOT DONE YET
4673							
4674							
4675							;CHECK TO SEE THAT IN BCC MATCH IS SET
4676							;AND THAT THE BCC WAS RECEIVED CORRECTLY
4677	030310	004737	032652	JSR	PC,INRDY		;WAIT FOR INRDY
4678	030314	104414		ROMCLK			;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4679	030316	021204		021204			;GET FIRST HALF OF CRC
4680	030320	116137	000004 001252	MOV	4(R1),TEMP3		;PUT IN TEMP3
4681	030326	042737	177400 001252	BIC	#177400,TEMP3		;CLEAR HI BYTE
4682	030334	004737	032652	JSR	PC,INRDY		;WAIT FOR INRDY
4683	030340	104414		ROMCLK			;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4684	030342	021244		021244			
4685	030344	016104	000004	MOV	4(R1),R4		;PUT "FOUND" IN R4
4686	030350	042704	000374	BIC	#374,R4		;CLEAR UNWANTED BITS

4687 030354 012705 000003 MOV #3,R5 ;PUT "EXPECTED" IN R5
4688 030360 120504 CMPR R5,R4 ;ARE IN BCC MATCH AND BLOCK END SET?
4689 030362 001401 BFO 508
4690 030364 104042 HLT 42 ;IN BCC MATCH ERROR
4691 030366 508:
4692 030366 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4693 030370 021204 021204 ;GET LAST HALF
4694 030372 116137 000004 001251 MOVR 4(R1),TEMP2+1 ;PUT IN TEMP2
4695 030400 042737 000377 001250 BIC #377,TEMP2 ;CLEAR LO BYTE
4696 030406 053737 001250 001252 BIS TEMP2,TEMP3 ;16 BIT BCC NOW IN TEMP3
4697 030414 023737 033032 001252 CMP CALBCC,TEMP3 ;IS IT CORRECT?
4698 030422 001401 BEQ 428 ;BR IF OK
4699 030424 104027 HLT 27
4700
4701 ;CHECK TO SEE THAT SECOND FOUR CHARACTER MESSAGE
4702 ;WAS RECEIVED CORRECTLY (0,125,252,377)
4703
4704 030426 012703 000004 428: MOV #4,R3 ;R3=CHARACTER COUNT
4705 030432 012702 033614 MOV #MESDAT,R2 ;LOAD MESSAGE POINTER IN R2
4706 030436 004737 032652 438: JSR PC,INRDY ;WAIT FOR INRDY
4707 030442 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4708 030444 021204 021204
4709 030446 016104 000004 MOV 4(R1),R4 ;PUT "FOUND" IN R4
4710 030452 112205 MOVB (R2)+,R5 ;PUT "EXPECTED" IN R5
4711 030454 120504 CMPR R5,R4 ;IS RECEIVED DATA CORRECT?
4712 030456 001401 BEQ 446 ;BR IF YES
4713 030460 104010 HLT 10 ;RECEIVE DATA ERROR
4714 030462 005303 448: DEC R3 ;DEC CHARACTER COUNT
4715 030464 001364 BNE 438 ;BR IF NOT DONE YET
4716
4717 ;CHECK TO SEE THAT IN BCC MATCH IS SET
4718 ;AND THAT THE BCC WAS RECEIVED CORRECTLY
4719
4720 030466 004737 032652 JSR PC,INRDY ;WAIT FOR INRDY
4721 030472 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4722 030474 021204 021204 ;GET FIRST HALF OF CRC
4723 030476 116137 000004 001252 MOVB 4(R1),TEMP3 ;PUT IN TEMP3
4724 030504 042737 177400 001252 BIC #177400,TEMP3 ;CLEAR HI BYTE
4725 030512 004737 032652 JSR PC,INRDY ;WAIT FOR INRDY
4726 030516 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4727 030520 021244 021244
4728 030522 016104 000004 MOV 4(R1),R4 ;PUT "FOUND" IN R4
4729 030526 042704 000374 BIC #374,R4 ;CLEAR UNWANTED BITS
4730 030532 012705 000003 MOV #3,R5 ;PUT "EXPECTED" IN R5
4731 030536 120504 CMPR R5,R4 ;ARE IN BCC MATCH AND BLOCK END SET?
4732 030540 001401 BEQ 518
4733 030542 104042 HLT 42 ;IN BCC MATCH ERROR
4734 030544 518:
4735 030544 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4736 030546 021204 021204 ;GET LAST HALF
4737 030550 116137 000004 001251 MOVR 4(R1),TEMP2+1 ;PUT IN TEMP2
4738 030556 042737 000377 001250 BIC #377,TEMP2 ;CLEAR LO BYTE
4739 030564 053737 001250 001252 BIS TEMP2,TEMP3 ;16 BIT BCC NOW IN TEMP3
4740 030572 023737 033032 001252 CMP CALRCC,TEMP3 ;IS IT CORRECT?
4741 030600 001401 BEQ 58 ;BR IF OK
4742 030602 104027 HLT 27

4743 030604 104400 58: SCOPE ;SCOPE THIS TEST
4744
4745
4746 ;***** TEST 57 *****
4747 ;*EMPTY SILO TEST
4748 ;*LOAD SILO WITH 2 SYNCs, 4 CHAR MESSAGE, SINGLE CLOCK
4749 ;*UNTIL THE SILO IS EMPTY, LOAD 4 MORE CHARACTERS IN THE
4750 ;*SILO. GIVE MORE TICKS, AND VERIFY THAT ONLY THE FIRST
4751 ;*4 CHARACTERS AND A BLOCK END WERE RECEIVED, AND IN ACTIVE IS CLEAR
4752 ;*****
4753
4754 ; TEST 57
4755 ;-----
4756 030606 012737 000057 001226 TST57: MOV #57,TSTNO ;R1 CONTAINS BASE DMC11 ADDRESS
4757 030614 012737 031026 001216 MOV #TST60,NEXT ;MASTER CLEAR DMC11
4758
4759 030622 104412 MSTCLR ;CLEAR PORT4
4760 030624 005061 000004 CLR 4(R1) ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4761 030630 104414 ROMCLK ;PUT LU IN BITSTUFF MODE
4762 030632 122117 122117 JSR PC,CLRIO ;DO THIS AFTER MODE IS SET
4763 030634 004737 033374 MOV #BIT11,(R1) ;SET LINE UNIT LOOP
4764 030640 012711 004000 MOV #MESDAT,R2 ;R2 POINTS TO MESSAGE
4765 030644 012702 033614 MOV #3,R0 ;R0 = CHAR COUNT
4766 030650 012700 000003 JSR PC,SYNLD ;LOAD SILO WITH TWO FLAGS
4767 030654 004737 033176 JSR PC,OUTRDY ;WAIT FOR OUTRDY
4768 030660 004737 032176 JSR R5,MESLD ;LOAD MESSAGE IN SILO
4769 030664 004537 033332 JSR R5,MESLD ;START OF MESSAGE
4770 030670 033614 MESDAT ;CHARACTER COUNT
4771 030672 000004 4 ;WAIT FOR OCCOR
4772 030674 004737 032044 JSR PC,OCCOR ;CLOCK DATA (EMPTY SILO)
4773 030700 104415 000065 DATACLK, 65 ;PUT MORE CHARACTERS IN SILO
4774 030704 004537 033332 JSR R5,MESLD
4775 030710 033614 MESDAT
4776 030712 000004 4
4777 030714 004737 032044 JSR PC,OCCOR ;CLOCK UNTIL RTS IS CLEARED
4778 030720 104415 000006 DATACLK, 6 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4779 030724 104414 021264 ;GET RTS
4780 030726 021264 021264 BIT #BITS,4(R1) ;IS IT CLEAR?
4781 030730 032761 000040 000004 BFO 58 ;BR IF YES
4782 030736 001401 HLT 34 ;ERROR, RTS NOT CLEAR
4783 030740 104034 58: DATACLK, 41 ;CLOCK XMITTER SOME MORE
4784 030742 104415 000041 JSR PC,INRDY ;OK LETS CHECK WHAT WAS RECEIVED
4785 030746 004737 032652 18: ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4786 030752 104414 021204 ;GET RECEIVE DATA
4787 030754 021204 021204 MOV 4(R1),R4 ;PUT IT IN R4
4788 030756 016104 000004
4789 030762 112205 MOVR (R2)+,R5 ;R5 = "EXPECTED"
4790 030764 120504 CMPR R5,R4 ;IS DATA CORRECT?
4791 030766 001401 BFO 28 ;BR IF OK
4792 030770 104010 HLT 10 ;DATA ERROR
4793 030772 005300 28: DEC R0 ;DEC CHAR COUNT
4794 030774 001364 BNE 18 ;BR IF NOT DONE YET
4795 030776 004737 032652 JSR PC,INRDY ;WAIT FOR INRDY
4796 031002 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4797 031004 021244 021244 ;READ LU=12
4798 031006 016104 000004 MOV 4(R1),R4 ;PUT "FOUND" IN R4

```
4799 031012 012705 000022      MOV    #22,R5      ;PUT "EXPECTED" IN R5
4800 031016 120504      CMPB   R5,R4      ;ARE BLOCK END AND IN RDY SET?
4801                                ;AND IN ACTIVE AND IN BCC MATCH CLEAR?
4802 031020 001401      BFQ    68         ;BR IF YES
4803 031022 104032      HLT    32         ;ERROR, BLOCK END NOT SET
4804                                ;OR IN BCC MATCH NOT CLEAR
4805                                ;OR IN ACTIVE NOT CLEAR
4806 031024      65:      SCOPE      ;SCOPE THIS TEST
4807 031024 104400
4808
4809
4810                                ;***** TEST 60 *****
4811                                ;BITSTUFF CABLE DATA TEST
4812                                ;THIS TEST LOADS OUT SILO WITH THE FOLLOWING:
4813                                ;2 FLAGS,16 CHAR,EOM,16 CHAR,EOM,16 CHAR,EOM
4814                                ;THE 16 CHARACTERS INCLUDE A FLOATING ONE AND ZERO
4815                                ;THE DATA IS TRANSMITTED OVER THE CABLE USING THE INTERNAL CLOCK
4816                                ;RECEIVED DATA IS VERIFIED AS IS IN BCC MATCH
4817                                ;LOOP=BACK CONNECTOR MUST BE ON TO RUN THIS TEST
4818                                ;*****
4819
4820                                ; TEST 60
4821                                ;-----
4822 031026 012737 000060 001226      TST60:  MOV    #60,TSTNO
4823 031034 012737 031450 001216      MOV    #TST61,NEXT
4824
4825 031042 104412      MSTCLR      ;R1 CONTAINS BASE DMC11 ADDRESS
4826 031044 032737 040000 001366      BIT    #BIT14,STAT1 ;MASTER CLEAR DMC11
4827 031052 001575      BEQ    38         ;SKIP TEST IF NO
4828 031054 005061 000004      CLR    4(R1)     ;LOOPBACK CONNECTOR ON
4829 031060 104414      ROMCLK     ;CLEAR PORT4
4830 031062 122117      122117      ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4831 031064 004737 033374      JSR    PC,CLRIO  ;PUT LINE UNIT IN BITSTUFF MODE
4832 031070 012711 004000      MOV    #BIT11,(R1) ;DO THIS AFTER MODE IS SET
4833 031074 004737 033176      JSR    PC,SYNLD  ;SET LINE UNIT LOOP
4834 031100 012737 102010 033030      MOV    #CRC,CCITT,XPOLY;LOAD TWO FLAGS
4835 031106 005037 031142      CLR    68         ;LOAD POLYNOMIAL FOR SOFT CRC CALC
4836 031112 005137 031142      COM    68         ;CLEAR OLD BCC
4837 031116 012703 000020      MOV    #16,,R3   ;ADJUST TO -1 FOR SDLC
4838 031122 012702 033620      MOV    #FLTDAT,R2 ;CHARACTER COUNT
4839 031126 112237 031140      MOV    #R2+,R3   ;R2= POINTER
4840 031132 004537 032706      JSR    R5,SIMBCC ;LOAD CHAR FOR SOFT BCC CALC.
4841 031136 000010      JSR    R5,SIMBCC ;CALC SOFT BCC
4842 031140 000000      10             ;SHIFT COUNT
4843 031142 000000      58:           ;CHARACTER
4844 031144 013737 033032 031142      68:           ;OLD BCC
4845 031152 005303      MOV    CALBCC,68 ;LOAD OLD BCC
4846 031154 001364      DEC    R3        ;DEC COUNT
4847 031156 005137 033032      BNE    78         ;BR IF NOT DONE YET
4848 031162 004537 033332      COM    CALBCC   ;ADJUST CALBCC FOR SDLC
4849 031166 033620      JSR    R5,MESLD  ;LOAD SILO
4850 031170 000020      FLTDAT        ;MESSAGE ADDRESS
4851 031172 004737 033306      16,          ;CHARACTER COUNT
4852 031176 004737 033306      JSR    PC,EOM   ;LOAD AN EOM
4853 031202 004537 033332      JSR    PC,EOM
4854 031206 033620      JSR    R5,MESLD ;LOAD SILO
4855                                ;MESSAGE ADDRESS
```

```
4855 031210 060020      16,          ;CHARACTER COUNT
4856 031212 004737 033306      JSR    PC,EOM   ;LOAD AN EOM
4857 031216 004737 033306      JSR    PC,EOM
4858 031222 004537 033332      JSR    R5,MESLD ;LOAD SILO
4859 031226 033620      FLTDAT        ;MESSAGE ADDRESS
4860 031230 000020      16,          ;CHARACTER COUNT
4861 031232 004737 033306      JSR    PC,EOM   ;LOAD AN EOM
4862 031236 004737 033306      JSR    PC,EOM
4863 031242 004737 032044      JSR    PC,OCOR  ;WAIT FOR OCOR
4864 031246 005011      CLR    (R1)     ;CLEAR LINE UNIT LOOP
4865 031250 012700 000003      MOV    #3,R0    ;R0 = MESSAGE COUNT
4866 031254 012703 000020      MOV    #16,,R3  ;R3= CHARACTER COUNT
4867 031260 012702 033620      MOV    #FLTDAT,R2 ;LOAD MESSAGE POINTER IN R2
4868 031264 004737 032652      18:         JSR    PC,INRDY ;WAIT FOR INRDY
4869 031270 104414      ROMCLK     ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4870 031272 021204      021204      ;GET DATA FROM IN SILO
4871 031274 016104 000004      MOV    4(R1),R4 ;PUT CHARACTER IN "FOUND"
4872 031300 112205      MOVB   (R2)+,R5 ;PUT "EXPECTED" IN R5
4873 031302 120504      CMPB   R5,R4    ;IS RECEIVED DATA CORRECT
4874 031304 001401      BEQ    28       ;BR IF OK
4875 031306 104025      HLT    25       ;DATA ERROR
4876 031310      26:
4877 031310 005303      DEC    R3       ;DEC CHARACTER COUNT
4878 031312 001364      BNE    18       ;BR IF NOT DONE THIS MESSAGE
4879 031314 012703 000020      MOV    #16,,R3 ;RESET CHARACTER COUNT
4880
4881                                ;CHECK TO SEE THAT IN BCC MATCH IS SET
4882                                ;AND THAT THE BCC WAS RECEIVED CORRECTLY
4883
4884 031320 004737 032652      JSR    PC,INRDY ;WAIT FOR INRDY
4885 031324 104414      ROMCLK     ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4886 031326 021204      021204      ;GET FIRST HALF OF CRC
4887 031330 116137 000004 001252      MOVB   4(R1),TEMP3 ;PUT IN TEMP3
4888 031336 042737 177400 001252      BIC    #177400,TEMP3 ;CLEAR HI BYTE
4889 031344 004737 032652      JSR    PC,INRDY ;WAIT FOR INRDY
4890 031350 104414      ROMCLK     ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4891 031352 021244      021244
4892 031354 016104 000004      MOV    4(R1),R4 ;PUT "FOUND" IN R4
4893 031360 042704 000374      BIC    #374,R4  ;CLEAR UNWANTED BITS
4894 031364 012705 000003      MOV    #3,R5   ;PUT "EXPECTED" IN R5
4895 031370 120504      CMPB   R5,R4    ;ARE IN BCC MATCH AND BLOCK END SET?
4896 031372 001401      BEQ    258     ;BR IF OK
4897 031374 104042      HLT    42       ;IN BCC MATCH ERROR
4898 031376
4899 031376 104414      258:        ROMCLK     ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4900 031400 021204      021204      ;GET LAST HALF
4901 031402 116137 000004 001251      MOVB   4(R1),TEMP2+1 ;PUT IN TEMP2
4902 031410 042737 000377 001250      BIC    #377,TEMP2 ;CLEAR LO BYTE
4903 031416 053737 001250 001252      BIS    TEMP2,TEMP3 ;16 BIT BCC NOW IN TEMP3
4904 031424 023737 033032 001252      CMP    CALBCC,TEMP3 ;IS IT CORRECT?
4905 031432 001401      BEQ    48       ;BR IF OK
4906 031434 104027      HLT    27
4907 031436 012702 033620      48:         MOV    #FLTDAT,R2 ;RESET MESSAGE POINTER
4908 031442 005300      DEC    R0       ;DECREMENT COUNTER
4909 031444 001307      BNE    18       ;BR IF NOT DONE
4910 031446 104400      38:         SCOPE      ;SCOPE THIS TEST
```

```

4911
4912
4913
4914
4915
4916
4917
4918
4919
4920
4921
4922
4923
4924 031450 012737 000061 001226 TST61: MOV #61,ISTNO
4925 031456 012737 003361 001216 MOV #,EOP,NEXT
4926
4927 031464 104412 *STCLR ;R1 CONTAINS BASE DMC11 ADDRESS
4928 031466 032737 040000 001366 BIT #BIT14,STAT1 ;MASTER CLEAR DMC11
4929 031474 001K45 BEO 3# ;SKIP TEST IF NO
4930 031476 005061 000004 CLR 4(R1) ;LOOPBACK CONNECTOR ON
4931 031502 104414 POMCLK ;CLEAR PORT4
122117 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4933 031506 004737 033374 JSR PC,CLRIO ;PUT LINE UNIT IN BITSTUFF MODE
4934 031517 012711 004000 MOV #BIT11,(R1) ;DO THIS AFTER MODE IS SET
4935 031516 004737 033176 JSR PC,SYNLD ;SET LINE UNIT LOOP
4936 031522 012737 102010 033030 MOV #CRC,CCITT,XPOLY;LOAD TWO FLAGS
4937 031530 005037 031564 CLR 6# ;LOAD POLYNOMIAL FOR SOFT CRC CALC
4938 031534 005137 031564 COM 6# ;CLEAR OLD BCC
4939 031540 012703 000073 MOV #59,,R3 ;ADJUST TO -1 FOR SDLC
4940 031544 012702 033614 MOV #MESDAT,R2 ;CHARACTER COUNT
4941 031550 112237 031562 7# MOV# (R2)+,5# ;R2= POINTER
4942 031554 004537 032706 JSR R5,SIMBCC ;LOAD CHAR FOR SOFT BCC CALC.
;CALC SOFT BCC
4943 031560 000010 10 ;SHIFT COUNT
4944 031562 000000 0 ;CHARACTER
4945 031564 000000 6# ;OLD BCC
4946 031566 013737 033032 031564 MOV CALBCC,6# ;LOAD OLD BCC
4947 031574 005303 DEC R3 ;DEC COUNT
4948 031576 001364 BNE 7# ;BR IF NOT DONE YET
4949 031600 005137 033032 COM CALBCC ;ADJUST CALRCC FOR SDLC
4950 031604 004537 033332 JSR R5,MESLD ;LOAD SILO
4951 031610 033614 #FSDAT ;MESSAGE ADDRESS
4952 031612 000073 59 ;CHARACTER COUNT
4953 031614 004737 033306 JSR PC,EOM ;LOAD AN EOM
4954 031620 004737 033306 JSR PC,EOM
4955 031624 004737 032044 JSR PC,OCOR
4956 031630 005011 CLR (R1) ;WAIT FOR OCOR
4957 031632 012700 000073 MOV #59,,R0 ;CLEAR LINE UNIT LOOP
4958 031636 012702 033614 MOV #MESDAT,R2 ;R0= CHARACTER COUNT
4959 031642 004737 032652 1# JSP PC,INRDY ;LOAD MESSAGE POINTER IN R2
4960 031646 104414 ROMCLK ;WAIT FOR INRDY
021204 ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
4962 031652 016104 000004 MOV 4(R1),R4 ;GET DATA FROM IN SILO
4963 031656 112205 MOV# (R2)+,R5 ;PUT CHARACTER IN "FOUND"
4964 031660 120504 CMPB R5,R4 ;PUT "EXPECTED" IN R5
4965 031662 001401 BEQ 2# ;IS RECEIVED DATA CORRECT
4966 031664 104025 HLT 2# ;BR IF OK
;DATA ERROR

```

```

4967 031666 2# DEC R0 ;DECREMENT COUNTER
4968 031666 005300 BNE 1# ;BR IF NOT DONE
4969 031670 001364
4970
4971 ;CHECK TO SEE THAT IN BCC MATCH IS SFT
4972 ;AND THAT THE BCC WAS RECEIVED CORRECTLY
4973
4974 031672 004737 032652 JSR PC,INRDY ;WAIT FOR INRDY
4975 031676 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
021204 ;GET FIRST HALF OF CRC
4976 031700 021204 MOV# 4(R1),TEMP3 ;PUT IN TEMP3
4977 031702 116137 000004 001252 BIC #177400,TEMP3 ;CLEAR HI BYTE
4978 031710 042737 177400 001252 JSR PC,INRDY ;WAIT FOR INRDY
4979 031716 004737 032652 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
021244
4980 031722 104414 MOV 4(R1),R4 ;PUT "FOUND" IN R4
4981 031724 021244 BIC #374,R4 ;CLEAR UNWANTED BITS
4982 031726 016104 000004 MOV #3,R5 ;PUT "EXPECTED" IN R5
4983 031732 042704 000374 CMPB R5,R4 ;ARE IN BCC MATCH AND BLOCK END SET?
4984 031736 012705 000003 BEQ 25# ;BR IF OK
4985 031742 120504 HLT 42 ;IN BCC MATCH ERROR
4986 031744 001401
4987 031746 104042
4988 031750 25# ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
021204 ;GET LAST HALF
4989 031750 104414 MOV# 4(R1),TEMP2+1 ;PUT IN TEMP2
4990 031752 021204 BIC #377,TEMP2 ;CLEAR LO BYTE
4991 031754 116137 000004 001251 BIS TEMP2,TEMP3 ;16 BIT BCC NOW IN TEMP3
4992 031762 042737 006377 001250 CMP CALBCC,TEMP3 ;IS IT CORRECT?
4993 031770 053737 001250 001252 BEQ 3# ;BR IF OK
4994 031776 023737 033032 001252 HLT 27 ;SCOPE THIS TEST
4995 032004 001401
4996 032006 104027
4997 032010 104400
4998 030300
4999 030400
5000 030500 ;SUBROUTINES
5001 030600 ;-----
5002 030700
5003 032012 030800 GFISI:
5004 030900 ;THIS SUBROUTINE READS LU 17, AND PUTS IT INTO NITCH.
5005 031000 ;NITCH IS ROTATED LEFT UNTILL THE SI BIT IS IN CARRY
5006 031100
5007 032012 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5008 032014 021364 01300 ;PORT4_LU 17
5009 032016 017737 147370 032042 MOV #DMPO4,NITCH ;STORE LU 17
5010 032024 106137 032042 ROLB NITCH
5011 032030 106137 032042 ROLB NITCH
5012 032034 106137 032042 ROLB NITCH ;PUT SI IN THE CARRY BIT
5013 032040 000207 01800 NITCH:
5014 032042 000000 01900 RTS PC
5015 020000
5016 02100
5017 032044 02200 OCOP:
5018 02300 ;THIS SUBROUTINE SPINS ON OCOP
5019 02400
5020 032044 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5021 032046 021364 02600 ;PORT4_LU 17
5022 032050 027777 000070 147334 02700 BIT #BIT4,DMPO4 ;IS OCOP SET?

```

5023	032056	001777		02800	BEQ	OCOR		JBR IF NO
5024	032060	000207		02900	RTS	PC		JOK OCOR IS SPT, GO BACK
5025				03000				
5026				03100				
5027	032062			03200				
5028				03300				
5029				03400				
5030				03500				
5031				03600				
5032	032062	013637	001246	03700	MOV	#(SP)+,TEMP1		GET COUNT
5033	032066	042746	000002	03800	ADD	#2,-(SP)		ADJUST STACK
5034	032072	012761	000026	03900	MOV	#26,4(R1)		LOAD PORT4
5035	032100	104414			ROMCLK			NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5036	032102	122114		04100				LOAD SYNC REGISTER
5037	032104	004737	032176	04200	JSR	PC,OUTRDY		WAIT FOR OUTRDY
5038	032110	012761	000001	04300	MOV	#1,4(R1)		LOAD PORT4
5039	032116	104414			ROMCLK			NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5040	032120	122111		04500				SET SOM
5041	032122	012761	000026	04600	MOV	#26,4(R1)		LOAD PORT4
5042	032130	104414			ROMCLK			NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5043	032137	122110		04800				LOAD OUT DATA
5044	032134	005337	001246	04900	DEC	TEMP1		ALL DONE?
5045	032140	001361		05000	BNE	18		JBR IF NOT
5046	032142	004737	032176	05100	JSR	PC,OUTRDY		WAIT FOR OUTRDY
5047	032146	005061	000004	05200	CLR	4(R1)		LOAD PORT4
5048	032152	104414			ROMCLK			NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5049	032154	122111		05400				SET SOM
5050	032156	012761	000301	05500	MOV	#301,4(R1)		LOAD PORT4
5051	032164	104414			ROMCLK			NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5052	032166	122110		05700				LOAD OUT DATA
5053	032170	004737	032044	05800	JSR	PC,OCOR		WAIT FOR OCOR
5054	032174	000207		05900	RTS	PC		
5055				06000				
5056				06100				
5057	032176			06200				
5058				06300				
5059				06400				
5060	032176	005037	001256	06500	CLR	TEMP5		CLEAR TIMER
5061	032202			06600				
5062	032202	104414			ROMCLK			NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5063	032204	021224		06800	021224			PORT4_LU11
5064	032206	032777	000020	06900	BIT	#BIT4,0DMPO4		IS OUT RDY SET?
5065	032214	001004		07000	BNE	28		JBR IF YES
5066	032216	005237	001256	07100	INC	TEMP5		INC TIMER
5067	032222	001367		07200	BNE	18		KEEP CHECKING IF NOT DONE
5068	032224	104036		07300	HLT	36		ERROR, OUT READY NOT SET
5069	032226	000707		07400	RTS	PC		
5070				07500				
5071				07600				
5072	032230			07700				
5073				07800				
5074				07900				
5075				08000				
5076	032230	013637	001250	08100	MOV	#(SP)+,TEMP2		GET CHARACTER
5077	032234	062746	000002	08200	ADD	#2,-(SP)		ADJUST STACK
5078	032240	012737	000003	08300	MOV	#3,TEMP1		SET FOR 3 SYNC

5079	032246	012761	000026	000004	08400	MOV	#26,4(R1)	LOAD PORT4
5080	032254	104414			ROMCLK			NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5081	032256	122114			122114			LOAD SYNC REGISTER
5082	032260	004737	032176		JSP	PC,OUTRDY		WAIT FOR OUTRDY
5083	032264	012761	000001	000004	08800	MOV	#1,4(R1)	LOAD PORT4
5084	032272	104414			ROMCLK			NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5085	032274	122111			122111			SET SOM
5086	032276	012761	000026	000004	09100	MOV	#26,4(R1)	LOAD PORT4
5087	032304	104414			ROMCLK			NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5088	032306	122110			122110			LOAD OUT DATA
5089	032310	005337	001246		09400	DEC	TEMP1	ALL DONE?
5090	032314	001361			09500	BNE	18	JBR IF NOT
5091	032316	004737	032176		09600	JSR	PC,OUTRDY	WAIT FOR OUTRDY
5092	032322	013761	0001250	000004	09700	MOV	TEMP2,4(R1)	LOAD PORT4
5093	032330	104414			ROMCLK			NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5094	032332	122110			122110			LOAD OUT DATA
5095	032334	004737	032044		10000	JSR	PC,OCOP	WAIT FOR OCOR
5096	032340	000207			10100	RTS	PC	
5097					10200			
5098					10300			
5099	032342				10400			
5100					10500			
5101					10600			
5102	032342	013637	001250		10700	MOV	#(SP)+,TEMP2	GET CHARACTER
5103	032346	062746	000002		10800	ADD	#2,-(SP)	ADJUST STACK
5104	032352	004737	032176		10900	JSR	PC,OUTRDY	WAIT FOR OUTRDY
5105	032356	013761	0001250	000004	11000	MOV	TEMP2,4(R1)	LOAD PORT4
5106	032364	104414			ROMCLK			NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5107	032366	122110			122110			LOAD OUT DATA
5108	032370	004737	032176		11300	JSR	PC,OUTRDY	WAIT FOR OUTRDY
5109	032374	104414			ROMCLK			NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5110	032376	122110			122110			LOAD GARBAGE CHAR
5111	032400	004737	032044		11600	JSR	PC,OCOR	WAIT FOR OCOR
5112	032404	000207			11700	RTS	PC	
5113					11800			
5114					11900			
5115	032406				12000			
5116					12100			
5117					12200			
5118					12300			
5119	032406	012737	000073	001250	12400	MOV	#73,TEMP2	LOAD COUNT
5120	032414	005737	032646		12500	TST	SCHAR	FIRST TIME HERET
5121	032420	100470			12600	BMI	48	JBR IF BITSTUFF
5122	032422	001032			12700	BNE	28	JBR IF NO
5123	032424	062737	000002	001250	12800	ADD	#2,TEMP2	ADD 2 TO CHARACTER COUNT
5124	032432	012737	000003	001246	12900	MOV	#3,TEMP1	SET FOR 3 SYNC

5125	032440	012761	000026	000004	13000	MOV	#26,4(R1)	LOAD PORT4
5126	032446	104414			ROMCLK			NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5127	032450	122114			13200			LOAD SYNC REGISTER
5128	032452	004737	032176		13300	JSR	PC,OUTRDY	WAIT FOR OUTRDY
5129	032456	012761	000001	000004	13400	MOV	#1,4(R1)	LOAD PORT4
5130	032464	104414			ROMCLK			NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5131	032466	122111			13600			SET SOM
5132	032470	012761	000026	000004	13700	MOV	#26,4(R1)	LOAD PORT4
5133	032476	104414			ROMCLK			NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5134	032500	122110			13900			LOAD OUT DATA

```

5135 032502 005337 001246 14000 DFC TEMP1 ;ALL DONE?
5136 032506 011361 14100 BNE 18 ;BR IF NOT
5137 032510 034737 032176 14200 28: JSR PC,OUTRDY ;WAIT FOR OUTRDY
5138 032514 013761 032646 000004 14300 MOV SCHAR,4(R1) ;LOAD PORT4
5139 032522 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5140 032524 122110 14500 122110 ;LOAD OUT DATA
5141 032526 005737 032650 14600 TST STUFLG ;BITSTUFF???
5142 032532 001407 14700 BEQ 68 ;BR IF NO
5143 032534 013737 032646 032546 14800 MOV SCHAR,58 ;IT IS SOLD SO CHECK BITSTUFFING
5144 032542 004537 033414 14900 JSR R5,STFFCL ;ADD ANY BIT STUFF CLOCK TICKS
5145 032546 000000 15000 58: 0 ;CHARACTER
5146 032550 000010 15100 J0 ;SHIFT COUNT
5147 032552 005237 032646 15200 68: INC SCHAR ;NEXT CHARACTER
5148 032556 022737 000400 032646 15300 CWP #400,SCHAR ;ALL DONE?
5149 032564 001403 15400 REQ 38
5150 032566 005337 001250 15500 DEC TEMP2 ;DECREMENT COUNT
5151 032572 001346 15600 BNE 28 ;BR IF NOT DONE
5152 032574 004737 032044 15700 38: JSR PC,OCOR ;WAIT FOR OCOR
5153 032600 000207 15800 RTS PC
5154 032602 005037 032646 15900 48: CLR SCHAR ;START PATTERN AT ZERO
5155 032606 012737 177777 032650 16000 MOV #1,STUFLG ;SET BITSTUFF FLAG
5156 032614 005037 033612 16100 CLR BITCON ;CLEAR STUFF COUNT
5157 032620 062737 000002 001250 16200 ADD #2,TEMP2 ;ADD 2 TO CHARACTER COUNT
5158 032626 012761 000001 000004 16300 MOV #1,4(R1) ;SET BIT0 IN PORT4
5159 032634 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5160 032636 122111 16500 122111 ;SET SOM1
5161 032640 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5162 032642 122110 16700 122110 ;LOAD GARBAGE CHAR
5163 032644 000721 16800 BR 28 ;GO LOAD SILO
5164 032646 000000 16900 SCHAR; 0
5165 032650 000000 17000 STUFLG; 0
5166 17100
5167 17200
5168 032652 17300 INRDY;
5169 17400 ;THIS SUBROUTINE SPINS ON INRDY
5170 17500 ;IF INRDY FAILS TO SET THE DELAY TIMES OUT AND AN
5171 17600 ;ERROR IS REPORTED, FOR BETTER SCOPE LOOPS THIS
5172 17700 ;DELAY CAN BE MADE SHORTER BY ALTERING THE NUMBER
5173 17800 ;INITIALLY LOADED INTO TEMP1, THE SMALLER THE NUMBER
5174 17900 ;THE SHORTER THE DELAY, 0 IS THE LONGEST DELAY.
5175 18000
5176 032657 012737 000000 001246 18100 MOV #0,TEMP1 ;SET UP DELAY COUNTER
5177 032660 18200 18:
5178 032660 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5179 032662 021244 021244 ;PORT4_LU12
5180 032664 032777 000020 146520 18500 BIT #BIT4,0DMPD4 ;IS INRDY SET?
5181 032672 001004 18600 BNE 28 ;BR IF YES
5182 032674 005237 001246 18700 INC TEMP1 ;INC DELAY
5183 032700 001367 18800 BNE 18 ;TRY AGAIN
5184 032702 104037 18900 HLT 37 ;ERROR,NO INRDY
5185 032704 000207 19000 28: RTS PC ;RETURN
5186 19100
5187 19200
5188 032706 SIMBCC;
5189 ;THIS SUBROUTINE CALCULATES THE CRC USING POLYNOMIAL GIVEN
5190 ;IN XPOLY, THE CORRECT CRC IS RETURNED IN CALBCC, AND THE

```

```

5191 ;STATE OF THE LSB OF THE BCC IS RETURNED IN THE C BIT.
5192
5193 032706 010046 MOV R0,-(SP) ;SAVE R0 ON STACK
5194 032710 012537 001246 MOV (R5)+,TEMP1 ;TEMP1 = SHIFT COUNT
5195 032714 012537 001250 MOV (R5)+,TEMP2 ;TEMP2 = CHARACTER
5196 032720 012537 033032 MOV (R5)+,CALBCC ;CALBCC = OLD BCC
5197 032724 013700 033032 18: MOV CALBCC,R0 ;PUT OLD BCC IN R0
5198 032730 000241 CLC
5199 032732 006037 033032 ROR CALBCC ;SHIFT OLD BCC
5200 032736 006037 001250 ROR TEMP2 ;SHIFT CHARACTER
5201 032742 005500 ROR R0 ;SHIFT CHARACTER
5202 032744 006000 ADC R0 ;ADD CHAR CARRY TO OLD BCC
5203 032746 103011 BCC 28 ;PUT BIT0 TO CARRY BIT
5204 032750 013700 033030 MOV XPOLY,R0 ;CARRY IS FEEDBACK BIT
5205 032754 043700 033032 BIC CALBCC,R0 ;IF FEEDBACK = 1
5206 032760 043737 033030 033032 BIC XPOLY,CALBCC ;EXCLUSIVELY OR XPOLY TO CALBCC
5207 032766 050037 033032 BIC R0,CALBCC
5208 032772 005337 001246 28: DEC TEMP1 ;DEC SHIFT COUNT
5209 032776 001352 BNE 18 ;BR IF NOT DONE
5210 033000 012737 000001 001246 MOV #1,TEMP1 ;GET SET TO INVERT BIT0
5211 033006 013700 033032 MOV CALBCC,R0 ;PUT RESULT IN R0
5212 033012 006000 ROR R0 ;SHIFT R10 TO CARRY
5213 033014 005537 001246 ADC TEMP1 ;INVERT CARRY TO BIT0 OF TEMP1
5214 033020 006037 001246 ROR TEMP1 ;PUT INVERTED BIT IN CARRY
5215 033024 012600 MOV (SP)+,R0 ;RESTORE R0
5216 033026 000205 RTS R5 ;RETURN
5217 033030 000000 XPOLY; 0
5218 033032 000000 CALBCC; 0
5219 000200 LRCB=200
5220 120001 CRC16=120001
5221 102010 CRC_CCITT=102010
5222
5223
5224 033034 19800 BCC1D;
5225 19900 ;THIS SUBROUTINE LOADS THE OUT SILO WITH 2 SYNCs
5226 20000 ;WITH SOM SET, AND ONE CHARACTER PASSED TO IT
5227 20100 ;WITH THE SOM BIT CLEAR (ENABLE CHAR)
5228 20200
5229 033034 013637 001250 20300 MOV 0(SP)+,TEMP2 ;GET CHARACTER
5230 033040 062746 000002 20400 ADD #2,-(SP) ;ADJUST STACK
5231 033044 012737 000002 001246 20500 MOV #2,TEMP1 ;SET FOR 2 SYNCs
5232 033052 012761 000026 000004 20600 MOV #26,4(R1) ;LOAD PORT4
5233 033060 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5234 033062 122114 20800 122114 ;LOAD SYNC REGISTER
5235 033064 004737 032176 20900 18: JSR PC,OUTRDY ;WAIT FOR OUTRDY
5236 033070 012761 000001 000004 21000 MOV #1,4(R1) ;LOAD PORT4
5237 033076 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5238 033100 122111 21200 122111 ;SET SOM
5239 033102 012761 000026 000004 21300 MOV #26,4(R1) ;LOAD PORT4
5240 033110 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304
5241 033112 122110 21500 122110 ;LOAD OUT DATA
5242 033114 005337 001246 21600 DFC TEMP1 ;ALL DONE?
5243 033120 001361 21700 BNE 18 ;BR IF NOT
5244 033122 004737 032176 21800 JSR PC,OUTRDY ;WAIT FOR OUTRDY
5245 033126 013761 001250 000004 21900 MOV TEMP2,4(R1) ;LOAD PORT4
5246 033134 104414 ROMCLK ;NEXT WORD IS INSTRUCTION, ROMCLK PC=5304

```



```

5359 033426 103403 31400 RCS 28 ;RR IF A MARK
5360 033430 005037 033612 31500 CLR BITCON ;IT WAS A SPACE, CLEAR 1'S COUNTER
5361 033434 000412 31600 BR 36 ;CONTINUE
5362 033436 005237 033612 25: INC BITCON ;INC CONSECUTIVE 1'S COUNTER
5363 033442 022737 000005 033612 31800 CMP #5,BITCON ;IS IT 5 YET?
5364 033450 001004 31900 BNE 38 ;RR IF NO
5365 033452 005037 033612 32000 CLR BITCON ;YES! SO START AGAIN
5366 033456 104415 000001 32100 DATACLK, 1 ;GIVE EXTRA TICK TO STUFF ZERO
5367 033462 005337 001252 32200 DEC TEMP3 ;DEC SHIFT COUNT
5368 033466 001356 32300 BNE 18 ;RR IF NOT DONE
5369 033470 012600 32400 MOV (SP)+,R0 ;RESTORE R0
5370 033472 010205 32500 RTS R5 ;RETURN
5371 32600
5372 32700
5373 033474 32800 STFFCK: ;THIS SUBROUTINE CHECKS TO SEE IF TRANSMITTER
5374 32900 ;IS STUFFING ZEROS WHEN IT SHOULD, FIRST ARGUMENT
5375 33000 ;IS THE CHARACTER, SECOND ARGUMENT IS SHIFT COUNT.
5376 33100
5377 33200
5378 033474 010046 33300 MOV R0,=(SP) ;SAVE R0
5379 033476 012500 33400 MOV (R5)+,R0 ;PUT CHAR IN R0
5380 033500 012537 001252 33500 MOV (R5)+,TEMP3 ;PUT SHIFT COUNT IN TEMP3
5381 033504 106000 33600 RORR R0 ;SHIFT OUT NEXT BIT
5382 033506 103403 33700 BCS 28 ;RR IF IT IS A MARK
5383 033510 005037 033612 33800 CLR BITCON ;IT WAS A SPACE, CLEAR 1'S COUNTER
5384 033514 000416 33900 BR 38 ;CONTINUE
5385 033516 005237 033612 34000 INC BITCON ;INC CONSECUTIVE 1'S COUNTER
5386 033522 022737 000005 033612 34100 CMP #5,BITCON ;5 IN A ROW YET?
5387 033530 001010 34200 BNE 38 ;RR IF NO
5388 033532 005037 033612 34300 CLR BITCON ;YES, SO START OVER
5389 033536 104415 000001 34400 DATACLK, 1 ;EXTRA TICK TO STUFF ZERO
5390 033542 014737 032012 34500 JSR PC,GETSI ;LOOK AT WINDOW
5391 033546 103001 34600 RCC 38 ;IS IT A ZERO, BR IF YES
5392 033550 104030 34700 HLT 30 ;NO, ERROR ZERO WAS NOT STUFFED
5393 033552 005337 001252 34800 DEC TEMP3 ;DEC SHIFT COUNT
5394 033556 001352 34900 BNE 18 ;RR IF NOT DONE
5395 033560 012600 35000 MOV (SP)+,R0 ;RESTORE R0
5396 033562 000205 35100 RTS R5 ;RETURN
5397 35200
5398 35300
5399 033564 35400 CTSIDL: ;THIS SUBROUTINE WASTES TIME UNTIL CTS SETS,
5400 35500 ;BUT HOPEFULLY NOT SO LONG THAT THE SILO RUNS OUT
5401 35600
5402 35700
5403 033564 010046 35800 MOV R0,=(SP) ;SAVE R0
5404 033566 012700 000032 35900 MOV #32,R0 ;LOAD R0 WITH COUNT
5405 033572 027777 145406 145404 18: CMP #TKCSR,#TKCSR ;WASTE TIME
5406 033600 005300 36100 DEC R0 ;DECREMENT COUNTER
5407 033602 001373 36200 BNE 18 ;DO IT AGAIN IF NOT = 0
5408 033604 012600 36300 MOV (SP)+,R0 ;RESTORE R0
5409 033606 000207 36400 RTS PC ;RETURN
5410 36500
5411 36600
5412 033610 000176 36700 FLAG: "B<01111110" ;FLAG CHARACTER
5413 033612 000000 36800 BITCON: 0
5414 033614 000 125 252 36900 MESDAT: .BYTE 0,125,252,377

```

```

5415 033617 377
5416 033620 001 002 004 37000 FLTDAT: .BYTE 1,2,4,10,20,40,100,200,376,375,373,367,357,337,277,177
5417 033623 010 020 040
5418 033626 100 200 376
5419 033631 375 373 367
5420 033634 357 337 277
5421 033637 177
5422 033640 100 140 160 37100 STUFDT: .BYTE 100,140,160,170,3,300,174,176,177,1
5423 033643 170 003 300
5424 033646 174 176 177
5425 033651 001
5426 033652 363 347 317 37200 .BYTE 363,347,317,200,0,377,377,377,200,37
5427 033655 200 000 377
5428 033660 377 377 200
5429 033663 037
5430 37300 .EVEN
5431 033664 046377 047111 020105 00300 EM1: .ASCIZ <377>/LINE UNIT INITIALIZATION TEST/
033722 046377 047111 020105 00400 EM2: .ASCIZ <377>*LINE UNIT REGISTER READ/ONLY TEST*
033765 377 044514 042516 00500 EM3: .ASCIZ <377>*LINE UNIT REGISTER WRITE/READ TEST*
014031 377 044514 042516 00600 EM4: .ASCIZ <377>/LINE UNIT INTERNAL CLOCK FAILURE/
034073 377 051124 047101 00700 EMS: .ASCIZ <377>/TRANSMITTER DATA ERROR/
034123 377 042522 042503 00800 EM6: .ASCIZ <377>/RECEIVER TEST/
034142 051377 041505 044505 00900 EM7: .ASCIZ <377>/RECEIVER DATA ERROR/
034167 377 047515 042504 01000 EM10: .ASCIZ <377>/MODEM SIGNAL ERROR/
034213 377 051124 047101 01100 EM11: .ASCIZ <377>/TRANSMITTER CRC ERROR/
034242 051377 041505 044505 01200 EM12: .ASCIZ <377>/RECEIVER CRC ERROR/
034266 044777 020116 041502 01300 EM13: .ASCIZ <377>/IN BCC MATCH ERROR (LU REG 12)/
034326 052377 040522 051516 01400 EM14: .ASCIZ <377>/TRANSMITTER FAILED TO GO TO MARK STATE/
034376 041777 041101 042514 01500 EM15: .ASCIZ <377>/CABLE DATA TEST/
034417 377 046106 043501 01600 EM16: .ASCIZ <377>/FLAG ERROR/
034433 377 051124 047101 01700 EM17: .ASCIZ <377>/TRANSMITTER FAILED TO STUFF A ZERO/
034477 377 053523 052111 01800 EM20: .ASCIZ <377>/SWITCH PAC TEST/
034520 040777 047502 052122 01900 EM21: .ASCIZ <377>/ABORT ERROR/
034535 377 051124 047101 02000 EM22: .ASCIZ <377>/TRANSMITTER ERROR/
034560 044377 046101 020106 02100 EM23: .ASCIZ <377>/HALF DUPLEX TEST/
034602 047777 052125 051040 02200 EM24: .ASCIZ <377>/OUT READY NOT SET/
034625 377 047111 051040 02300 EM25: .ASCIZ <377>/IN READY NOT SET/
02400
034647 377 054105 042520 02500 DH1: .ASCIZ <377>/EXPECTED FOUND/
034670 042777 050130 041505 02600 DH2: .ASCIZ <377>/EXPECTED FOUND LU-REGISTER/
034726 041777 040510 040522 02700 DH3: .ASCIZ <377>/CHARACTER BIT THAT FAILED/
034761 041777 051117 042522 02800 DH4: .ASCIZ <377>/CORRECT CRC BIT THAT FAILED/
035024 042777 050130 041505 02900 DH5: .ASCIZ <377>/EXPECTED FOUND SHIFT/
035056 042777 050130 041505 03000 DH6: .ASCIZ <377>/EXPECTED FOUND CHARACTER SHIFT/
035124 041377 047514 045503 03100 DH7: .ASCIZ <377>/BLOCK END NOT SET/
035147 377 052122 020123 03200 DH10: .ASCIZ <377>/RTS DID NOT CLEAR/
03300 .EVEN
03400
035172 000002 03500 DT1: 2
035174 003 007 03600 .BYTE 3,7
035176 001272 03700 SAVP5
035200 003 002 03800 .BYTE 3,2
035202 001270 03900 SAVR4
035204 000003 04000 DT2: 3
035206 003 007 04100 .BYTE 3,7
035210 001272 04200 SAVP5

```

035212	003	010	04300		,RYTE	3,10
035214	001270		04400		SAVR4	
035216	003	002	04500		,RYTE	3,2
035220	001264		04600		SAVR2	
035222	000002		04700	DT3:	2	
035224	003	017	04800		,RYTE	3,17
035226	001272		04900		SAVR5	
035230	002	002	05000		,RYTE	2,2
035232	001266		05100		SAVR3	
035234	000002		05200	DT4:	2	
035236	006	021	05300		,RYTE	6,21
035240	033032		05400		CALBCC	
035242	002	002	05500		,RYTE	2,2
035244	001266		05600		SAVR3	
035246	000003		05700	DT5:	3	
035250	001	011	05800		,RYTE	1,11
035252	001300		05900		ZERO	
035254	001	011	06000		,RYTE	1,11
035256	001302		06100		ONE	
035260	002	002	06200		,RYTE	2,2
035262	001260		06300		SAVR0	
035264	000003		06400	DT6:	3	
035266	001	011	06500		,RYTE	1,11
035270	001302		06600		ONE	
035272	001	011	06700		,RYTE	1,11
035274	001300		06800		ZERO	
035276	002	002	06900		,RYTE	2,2
035278	001260		07000		SAVR0	
035302	000004		07100	DT7:	4	
035304	001	011	07200		,RYTE	1,11
035306	001300		07300		ZERO	
035310	001	011	07400		,RYTE	1,11
035312	001302		07500		ONE	
035314	003	007	07600		,RYTE	3,7
035316	001272		07700		SAVR5	
035320	002	001	07800		,RYTE	2,1
035322	001266		07900		SAVR3	
035324	000004		08000	DT10:	4	
035326	001	011	08100		,RYTE	1,11
035330	001302		08200		ONE	
035332	001	011	08300		,RYTE	1,11
035334	001300		08400		ZERO	
035336	003	007	08500		,RYTE	3,7
035340	001272		08600		SAVR5	
035342	002	001	08700		,RYTE	2,1
035344	001266		08800		SAVR3	
035346	000002		08900	DT11:	2	
035350	003	007	09000		,RYTE	3,7
035352	033610		09100		FLAG	
035354	002	002	09200		,RYTE	2,2
035356	001266		09300		SAVR3	
035360	000002		09400	DT12:	2	
035362	006	004	09500		,RYTE	6,4
035364	033032		09600		CALBCC	
035366	006	002	09700		,RYTE	6,2
035370	001252		09800		TEMP3	

035372			09900			
035372	000000		10000	,FRRTAB:		
035374	000000		10100		0	
035376	000000		10200		0	
035400	033664		10300		0	
035402	034670		10400	EM1		
035404	035204		10500	DH2	JHLT	1
035406	033722		10600	DT2		
035410	034670		10700	E42		
035412	035204		10800	DH2	JHLT	2
035414	033765		10900	DT2		
035416	034670		11000	EM3		
035420	035204		11100	DH2	JHLT	3
035422	034031		11200	DT2		
035424	000000		11300	EM4		
035426	000000		11400		JHLT	4
035430	034073		11500		0	
035432	034670		11600	EM5		
035434	035204		11700	DH2	JHLT	5
035436	034073		11800	DT2		
035440	034726		11900	EM5		
035442	035222		12000	DH3	JHLT	6
035444	034123		12100	DT3		
035446	034647		12200	EM6		
035450	035172		12300	DH1	JHLT	7
035452	034142		12400	DT1		
035454	034647		12500	EM7		
035456	035172		12600	DH1	JHLT	10
035460	034167		12700	DT1		
035462	034647		12800	EM10		
035464	035172		12900	DH1	JHLT	11
035466	034213		13000	DT1		
035470	035024		13100	EM11		
035472	035246		13200	DH5	JHLT	12
035474	034242		13300	DT5		
035476	035024		13400	EM12		
035500	035246		13500	DH5	JHLT	13
035502	034213		13600	DT5		
035504	034764		13700	EM11		
035506	035234		13800	DH4	JHLT	14
035510	034266		13900	DT4		
035512	000000		14000	EM13		
035514	000000		14100		JHLT	15
035516	034213		14200		0	
035520	035024		14300	EM11		
035522	035264		14400	DH5	JHLT	16
035524	034242		14500	DT6		
035526	035024		14600	EM12		
035530	035264		14700	DH5	JHLT	17
035532	034213		14800	DT6		
035534	035056		14900	EM11		
035536	035302		15000	DH6	JHLT	20
035540	034213		15100	DT7		
035542	035056		15200	EM11		
035544	035324		15300	DH6	JHLT	21
			15400	DT10		

Table with columns for symbols and their corresponding reference numbers. Includes entries like TST61, TST62, TST7, TTST, THOSYN, TYPDAT, TYPF, TYPMSG, VEC, VECMAP, WHICH, WRDCNT, WRKDF, XBX, XCSR, XERR, XHEAD, XLOC, XPASS, XPOLY, XSTATO, XTSTN, XVEC, ZERN, SCOD, SCRAP, SENDAD, and \$N.

Table with columns for symbols and their corresponding reference numbers. Includes entries like \$S, \$Y, \$, .BEGIN, .CNVRT, .CONVP, .DATAC, .DELAY, .POP, .ERRTA, .HLT, .INSTE, .INSTP, .INSTI, .MSG, .MSTCL, .PAPAM, .PFAIL, .RES05, .ROMCL, .SAV05, .SCOPF, .SCOP1, .START, .TIMER, .TRPSP, .TRPTA, and .TYPE.

Table with 15 columns of macro names and their corresponding values. Includes entries like #ABORT, #AUTO, #BCC, #BTNCP, #BINWI, #BUFFF, #CDATA, #CLOCK, #COMP, #CRC, #CRCSH, #CYCLE, #EMPTY, #EOP, #FINI, #FLAG, #FLOAT, #GETPA, #HALF, #HEADE, #INACT, #INIT, #LINE1, #LU1, #LU12, #LU17, #MARK, #MATCH, #MOCK, #MODEM, #MSG, #MULT, #PATTE, #PFALL, #POOT, #POFST, #RAMCI, #RCLK, #RCP, #REC, #SCODE, #SIMBC, #SINAC, #SOFIC, #STUFF, #SWPAC, #TCHAR, #TCRC, #TRANW, #TRAN1, #TRPDE, #STSN, #VART, #VINDO, #XZ, #ZEROS.

Table with 15 columns of macro names and their corresponding values. Includes entries like #RCP, #REC, #SCODE, #SIMBC, #SINAC, #SOFIC, #STUFF, #SWPAC, #TCHAR, #TCRC, #TRANW, #TRAN1, #TRPDE, #STSN, #VART, #VINDO, #XZ, #ZEROS.

. ABS. 035714 000

ERRORS DETECTED: 0

DZDMF,DZDME/SOL/CRF_IPTUTL,DZDME/EQILUTYPE
RUN-TIME: 17 23 1 SECONDS
RUN-TIME RATIO: 257/12=6.0
CORE USED: 32K (63 PAGES)